參數(shù)資料
型號： DS1689SN+T&R
廠商： Maxim Integrated Products
文件頁數(shù)： 13/36頁
文件大?。?/td> 0K
描述： IC RTC SER NV RAM CTRL IN 28SOIC
標(biāo)準(zhǔn)包裝： 1,000
類型： 時鐘/日歷
特點(diǎn)： NVSRAM
存儲容量： 114B
時間格式： HH:MM:SS（12/24 小時）
數(shù)據(jù)格式： YY-MM-DD-dd
接口： 并聯(lián)
電源電壓： 2.7 V ~ 3.3 V，4.5 V ~ 5.5 V
電壓 - 電源，電池： 2.5 V ~ 3.7 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 28-SOIC（0.295"，7.50mm 寬）
供應(yīng)商設(shè)備封裝： 28-SOIC
包裝： 帶卷 (TR)
DS1689/DS1693
20 of 36
applied, the on-chip logic always attempts to drive the
PWR pin active in response to the enabled
kickstart or wake-up condition. This is true even if
PWR was previously inactive as the result of power
being applied by some means other than wake-up or kickstart.
The system can be powered down under software control by setting the PAB bit to logic 1. This causes
the open-drain
PWR pin to be placed in a high-impedance state, as shown at the beginning of interval 4 in
the timing diagram. As VCC voltage decays, the IRQ output pin is placed in a high-impedance state when
VCC goes below VPF. If the system is to be again powered on in response to a wake-up or kickstart, then
both the WF and KF flags should be cleared and WIE and/or KSE should be enabled prior to setting the
PAB bit.
During interval 5, the system is fully powered down. Battery backup of the clock calendar and NV RAM
is in effect,
PWR and IRQ are tri-stated, and monitoring of wake-up and kickstart takes place.
RAM CLEAR
The DS1689/DS1693 provide a RAM clear function for the 114 bytes of user RAM. When enabled, this
function can be performed regardless of the condition of the VCC pin.
The RAM clear function is enabled or disabled via the RAM Clear Enable bit (RCE; bank 1, register
04BH). When this bit is set to logic 1, the 114 bytes of user RAM are cleared (all bits set to 1) when an
active-low transition is sensed on the
RCLR pin. This action has no effect on either the clock/calendar
settings or upon the contents of the external extended RAM. The RAM clear flag (RF, bank 1, register
04BH) is set when the RAM clear operation has been completed. If VCC is present at the time of the RAM
clear and RIE = 1, the
IRQ line is also driven low upon completion. The interrupt condition can be
cleared by writing a 0 to the RF bit. The
IRQ line then returns to its inactive high level, provided there are
no other pending interrupts. Once the
RCLR pin is activated, all read/write accesses are locked out for a
minimum recover time, specified as tREC in the Electrical Characteristics section.
When RCE is cleared to 0, the RAM clear function is disabled. The state of the
RCLR pin has no effect
on the contents of the user RAM, and transitions on the
RCLR pin have no effect on RF.
相關(guān)PDF資料
PDF描述
DS17285S-3NT IC RTC 3V 2K NV RAM 24-SOIC
DS1742-100IND IC RTC RAM Y2K 5V 100NS 24-EDIP
DS1743P-70+ IC RTC RAM Y2K 5V 70NS 34-PCM
DS1744-70IND IC RTC RAM Y2K 5V 70NS 28-EDIP
DS1746-70IND IC RTC RAM Y2K 5V 70NS 32-EDIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS1689S-TRL 功能描述:IC RTC SER W/NV RAM CTRL 28-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 實(shí)時時鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/日歷 特點(diǎn):警報器，閏年，SRAM 存儲容量:- 時間格式:HH:MM:SS（12/24 小時） 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源，電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件
DS1691 功能描述:實(shí)時時鐘 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube
DS1691 WAF 制造商:Texas Instruments 功能描述:
DS1691/1692 WAF 制造商:Texas Instruments 功能描述:
DS1691A 制造商:NSC 制造商全稱:National Semiconductor 功能描述:(RS-422/RS-423) Line Drivers with TRI-STATE Outputs
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*