- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17086 > DC1110A (Linear Technology)BOARD DAC LTC2751-16 PDF資料下載
參數(shù)資料
| 型號： | DC1110A |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 5/22頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DAC LTC2751-16 |
| 軟件下載： | QuikEval System |
| 設(shè)計資源： | DC1110A Design File DC1110A Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QuikEval™, SoftSpan™ |
| DAC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 設(shè)置時間： | 2µs |
| DAC 型： | 電流 |
| 工作溫度： | 0°C ~ 70°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | LTC2751-16 |
| 相關(guān)產(chǎn)品： | DC590B-ND - BOARD DEMO USB SERIAL CONTROLLER LTC2751BIUHF-16#TRPBF-ND - IC DAC 16BIT CUR OUT 38-QFN LTC2751BIUHF-16#PBF-ND - IC DAC 16BIT CUR OUT 38-QFN LTC2751BCUHF-16#TRPBF-ND - IC DAC 16BIT CUR OUT 38-QFN LTC2751BCUHF-16#PBF-ND - IC DAC 16BIT CUR OUT 38-QFN LTC2751AIUHF-16#TRPBF-ND - IC DAC 16BIT CUR OUT 38-QFN LTC2751AIUHF-16#PBF-ND - IC DAC 16BIT CUR OUT 38-QFN LTC2751ACUHF-16#TRPBF-ND - IC DAC 16BIT CUR OUT 38-QFN LTC2751ACUHF-16#PBF-ND - IC DAC 16BIT CUR OUT 38-QFN |
LTC2751
13
2751fa
operaTion
Table 1 shows the functions of the LTC2751.
Table 1. Write, Update and Read Functions
READ D/S
WR UPD
SPAN I/O
DATA I/O
0
-
Write to Input Register
0
1
-
Write/Update
(Transparent)
0
1
0
-
0
1
Update DAC Register Update DAC Register
0
1
0
Write to Input Register
-
0
1
0
1
Write/Update
(Transparent)
-
0
1
0
-
0
1
Update DAC register
Update DAC Register
1
0
X
0
-
Read Input Register
1
0
X
1
-
Read DAC Register
1
X
0
Read Input Register
-
1
X
1
Read DAC Register
-
X = Don’t Care
Manual Span Configuration
Multipleoutputrangesarenotneededinsomeapplications.
ToconfiguretheLTC2751forsingle-spanoperation,tiethe
MSPAN pin to VDD and the D/S pin to GND. The desired
output range is then specified by the span I/O pins (S0, S1
and S2) as usual, but the pins are programmed by tying
directly to GND or VDD (see Figure 1 and Table 2). In this
configuration, the part will initialize to the chosen output
range at power-up, with VOUT = 0V.
When configured for manual span operation, span pin
readback is disabled.
Write and Update Operations
The data input register is loaded directly from a 16-bit
microprocessor bus by holding the D/S pin low and then
pulsing the WR pin low. The second register (DAC regis-
ter) is loaded by pulsing the UPD pin high, which copies
the data held in the input register into the DAC register.
Note that updates always include both data and span; but
the DAC register values will not change unless the input
register values have been changed by writing.
Loadingthespaninputregisterisaccomplishedinasimilar
manner, by holding the D/S pin high and then bringing
the WR pin low. The span and data register structures
are the same except for the number of parallel bits—the
span registers have three bits, while the data registers
have 12, 14, or 16 bits.
To make both registers transparent for flowthrough mode,
tie WR low and UPD high. However, this defeats the de-
glitcher operation and output glitch impulse may increase.
ThedeglitcherisactivatedontherisingedgeoftheUPDpin.
The interface also allows the use of the input and DAC
registers in a master-slave, or edge-triggered, configura-
tion. This mode of operation occurs when WR and UPD
are tied together and driven by a single clock signal. The
data bits are loaded into the input register on the falling
edge of the clock and then loaded into the DAC register
on the rising edge.
The separation of data and span for write and read opera-
tions makes it possible to control both data and span on
one 16-bit wide data bus by allowing span pins S2 to S0
to share bus lines with the data LSBs (D2 to D0). Since
no write or read operation includes both span and data,
there cannot be a conflict.
The asynchronous clear pin resets the LTC2751 to 0V
(zero-, half- or quarter-scale code) in any output range.
CLR resets both the input and DAC data registers, while
leaving the span registers undisturbed.
These devices also have a power-on reset. If configured
for SoftSpan operation, the part initializes to zero scale in
the 0V to 5V output range. If configured for single-span
operation, the part initializes to the zero-volt code in the
chosen output range.
Figure 1. Configuring the LTC2751 for
Single-Span Operation (±10V Range)
LTC2751-16
MSPAN
S2
S1
S0
D/S
VDD
2751 F01
WR UPD READ
DATA I/O
16
VDD
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EEM36DRSI | CONN EDGECARD 72POS DIP .156 SLD |
| RP40-2405SGW/N-HC | CONV DC/DC 40W 9-36VIN 05VOUT |
| R-532.5DA | CONV DC/DC 3A 4.5-18VIN 2.5V |
| 0210390972 | CABLE JUMPER 1MM .127M 27POS |
| EEM36DRMI | CONN EDGECARD 72POS .156 SQ WW |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DC1111 | 制造商:TUTH 功能描述: |
| DC-111-1 | 制造商:INTRONICS 制造商全稱:INTRONICS 功能描述:1 WATT SINGLE OUTPUT DC-DC CONVERTERS |
| DC1111A | 功能描述:BOARD DAC LTC2753-16 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:QuikEval™, SoftSpan™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| DC1111C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:D_1111C Series, Ultra Compact InGaN/SiC SMT LED |
| DC1111C-TR | 功能描述:LED BLUISH-GREEN 0603 SMD RoHS:是 類別:光電元件 >> LED - 1111C 標(biāo)準(zhǔn)包裝:500 系列:Screenmaster® 顏色:琥珀 Millicandela 等級:2260mcd 正向電壓:2.1V 電流 - 測試:20mA 波長 - 主:590nm 波長 - 峰值:- 視角:- 透鏡類型:散射，有色 透鏡樣式/尺寸:圓頂橢圓，5.1mm x 3.7mm 封裝/外殼:徑向 尺寸/尺寸:- 高度:7.00mm 安裝類型:通孔 包裝:散裝 在特定電流下的光通量 - 測試:- |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。