- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄382924 > DAC1205D650HW (NXP Semiconductors N.V.) Dual 12-bit DAC, up to 650 Msps; 2x 4x and 8x interpolating PDF資料下載
參數(shù)資料
| 型號(hào)： | DAC1205D650HW |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類(lèi)： | 外設(shè)及接口 |
| 英文描述： | Dual 12-bit DAC, up to 650 Msps; 2x 4x and 8x interpolating |
| 封裝： | DAC1205D650HW/C1<SOT638-1 (HTQFP100)|<<http://www.nxp.com/packages/SOT638-1.html<1<Always Pb-free,;DAC1205D650HW/C1<SOT638-1 (HTQFP100)|<<http://www.nxp.com/packages/SOT6 |
| 文件頁(yè)數(shù)： | 18/43頁(yè) |
| 文件大?。?/td> | 295K |
| 代理商： | DAC1205D650HW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)
DAC1205D650
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 13 September 2010
18 of 43
NXP Semiconductors
DAC1205D650
Dual 12-bit DAC, up to 650 Msps; 2
×
4
×
and 8
×
interpolating
Table 12.
Default settings are shown highlighted.
Bit
Symbol
7
PLL_PD
Table 13.
Bit
7 to 0
Table 14.
Bit
7 to 0
4 to 2 MODULATION[2:0]
R/W
modulation
dual DAC: no modulation
positive upper single sideband
up-conversion
positive lower single sideband up-conversion
negative upper single sideband up-conversion
negative lower single sideband up-conversion
interpolation
2
×
4
×
8
×
000
001
010
011
100
1 to 0 INTERPOLATION
[1:0]
R/W
01
10
11
PLLCFG register (address 02h) bit description
Access
R/W
Value Description
PLL
0
switched on
1
switched off
PLL divider
0
switched on
1
switched off
PLL divider factor
00
f
s
= 2
×
f
clk
01
f
s
= 4
×
f
clk
10
f
s
= 8
×
f
clk
PLL phase shift of f
s
00
0
°
01
120
°
10
240
°
DAC clock edge (f
s
)
0
normal
1
inverted
5
PLL_DIV_PD
R/W
4 to 3
PLL_DIV[1:0]
R/W
2 to 1
PLL_PHASE[1:0]
R/W
0
PLL_POL
R/W
FREQNCO_LSB register (address 03h) bit description
Symbol
Access Value Description
FREQ_NCO[7:0]
R/W
-
lower 8 bits for the NCO frequency setting
FREQNCO_LISB register (address 04h) bit description
Symbol
Access Value Description
FREQ_NCO[15:8]
R/W
-
lower intermediate 8 bits for the NCO
frequency setting
Table 11.
Default settings are shown highlighted.
Bit
Symbol
TXCFG register (address 01h) bit description
…continued
Access Value Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DAC1205D650 | |
| DAC1205D750HW | Dual 12-bit DAC, up to 750 Msps; 2x 4x and 8x interpolating |
| DAC1205D750HW | Dual 12-bit DAC, up to 750 Msps; 2x 4x and 8x interpolating |
| DAC1401D125HL | Dual 14-bit DAC, up to 125 Msps |
| DAC1401D125HL | Dual 14-bit DAC, up to 125 Msps |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DAC1205D650HW/C1 | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Dual 12-bit DAC, up to 650 Msps; 2′ 4′ and 8′ interpolating |
| DAC1205D650HW/C1,5 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC DAC 12BIT 650MSPS DL RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DAC1205D650HW-C1 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC DAC RoHS:否 制造商:IDT 轉(zhuǎn)換器數(shù)量:2 DAC 輸出端數(shù)量:4 轉(zhuǎn)換速率:650 MSPs 分辨率:12 bit 接口類(lèi)型:Serial, SPI 穩(wěn)定時(shí)間:20 ns 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-100 封裝: |
| DAC1205D650HW-C18 | 制造商:Integrated Device Technology Inc 功能描述:BST - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。