- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382923 > DAC1005D750HW (NXP Semiconductors N.V.) Dual 10-bit DAC, up to 750 Msps; 2x 4x and 8x interpolating PDF資料下載
參數(shù)資料
| 型號： | DAC1005D750HW |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Dual 10-bit DAC, up to 750 Msps; 2x 4x and 8x interpolating |
| 封裝： | DAC1005D750HW/C1<SOT638-1 (HTQFP100)|<<http://www.nxp.com/packages/SOT638-1.html<1<Always Pb-free,;DAC1005D750HW/C1<SOT638-1 (HTQFP100)|<<http://www.nxp.com/packages/SOT6 |
| 文件頁數(shù)： | 23/42頁 |
| 文件大?。?/td> | 353K |
| 代理商： | DAC1005D750HW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
DAC1005D750
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 3 — 7 June 2011
23 of 42
NXP Semiconductors
DAC1005D750
Dual 10-bit DAC, up to 750 Msps; 4x and 8x interpolating
In Interleaved mode, both DACs use the same data input at twice the Dual-port mode
frequency. Data enters the latch on the rising edge of the internal clock signal. The data is
sent to either latch I or latch Q, depending on the SELIQ signal.
The SELIQ input (pin 41) allows the synchronization of the internally demultiplexed I and
Q channels; see
Figure 7 “Interleaved mode timing (8x interpolation, latch on rising
edge)”
.
The SELIQ signal can be either synchronous or asynchronous (single rising edge, single
pulse). The first data following the SELIQ rising edge is sent in channel I and following
data is sent in channel Q. After this, data is distributed alternately between these
channels.
Fig 6.
Interleaved mode operation
CLK
dig
= internal digital clock
Interleaved mode timing (8x interpolation, latch on rising edge)
Fig 7.
001aam219
LATCH
I
2
×
2
×
2
×
FIR 1
FIR 1
FIR 2
FIR 2
FIR 3
FIR 3
LATCH
Q
2
×
2
×
2
×
I9 to I0
Q9/SELIQ
001aaj814
N
In
SELIQ
(synchronous alternative)
SELIQ
(asynchronous alternative 1)
SELIQ
(asynchronous alternative 2)
CLK
dig
Latch I output
Latch Q output
XX
N
N + 2
N + 1
N + 2
N + 3
N + 4
N + 5
XX
N + 1
N + 3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DAC1201D125HL | Dual 12-bit DAC, up to 125 Msps |
| DAC1201D125HL | Dual 12-bit DAC, up to 125 Msps |
| DAC1203D160HW | Dual 12 bits DAC, up to 160 MHz, 2 x interpolation |
| DAC1203D160HW | Dual 12 bits DAC, up to 160 MHz, 2 x interpolation |
| DAC1205D650HW | Dual 12-bit DAC, up to 650 Msps; 2x 4x and 8x interpolating |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DAC1005D750HW/C1,5 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC DUAL 10BITS DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DAC1006 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:DOUBLE-BUFFERED D TO A CONVERTERS |
| DAC1006 WAF | 制造商:Texas Instruments 功能描述: |
| DAC1006LCJ | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:DOUBLE-BUFFERED D TO A CONVERTERS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。