參數(shù)資料
型號: CS61884-IRZ
廠商: Cirrus Logic Inc
文件頁數(shù): 26/72頁
文件大?。?/td> 0K
描述: IC LN INTERF T1/E1/J1 160-LFBGA
標準包裝: 126
功能: 線路接口單元(LIU)
接口: E1,J1,T1
電路數(shù): 8
電源電壓: 3.14 V ~ 3.47 V
功率(瓦特): 1.73W
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 160-LFBGA
供應商設備封裝: 160-TFGBA(13x13)
包裝: 散裝
包括: AMI 編碼器和解碼器,B8ZS 編碼器和解碼器,HDB3 編碼器和解碼器,LOS 檢測
產(chǎn)品目錄頁面: 759 (CN2011-ZH PDF)
其它名稱: 598-1717
CS61884
32
DS485F3
13. HOST MODE
Host mode allows the CS61884 to be configured
and monitored using an internal register set. (Refer
page 10). The term, “Host mode” applies to both
Parallel Host and Serial Host modes.
All of the internal registers are available in both Se-
rial and Parallel Host mode; the only difference is
in the functions of the interface pins, which are de-
scribed in Table 8.
Serial port operation is compatible with the serial
ports of most microcontrollers. Parallel port opera-
tion can be configured to be compatible with 8-bit
microcontrollers from Motorola or Intel, with both
multiplexed or non-multiplexed address/data bus-
ses. (Refer to Table 9 on page 34 for host mode
registers).
13.1 SOFTWARE RESET
A software reset can be forced by writing the Soft-
page 36). A software reset initializes all registers to
their default settings and initializes all internal state
machines.
13.2 Serial Port Operation
Serial port host mode operation is selected when
the MODE pin is left open or set to VCC/2. In this
mode, the CS61884 register set is accessed by set-
ting the chip select (CS) pin low and communicat-
ing over the SDI, SDO, and SCLK pins. Timing
over the serial port is independent of the transmit
and receive system timing. Figure 13 illustrates the
format of serial port data transfers.
A read or write is initiated by writing an ad-
dress/command byte (ACB) to SDI. Only the
ADR0-ADR4 bits are valid; bits ADR5-ADR6 are
do not cares. During a read cycle, the register data
addressed by the ACB is output on SDO on the next
eight SCLK clock cycles. During a write cycle, the
data byte immediately follows the ACB.
Data is written to and read from the serial port in
LSB first format. When writing to the port, SDI
data is sampled by the device on the rising edge of
SCLK. The valid clock edge of the data on SDO is
controlled by the CLKE pin. When CLKE is low,
data on SDO is valid on the falling edge of SCLK.
When CLKE is high, data on SDO is valid on the
raising edge of SCLK. The SDO pin is Hi-Z when
not transmitting. If the host processor has a bidirec-
tional I/O port, SDI and SDO may be tied together.
Table 8. Host Control Signal Descriptions
HOST CONTROL SIGNAL DESCRIPTIONS
PIN NAME
PIN #
HARDWARE
SERIAL
PARALLEL
MODE
11
LOW
VDD/2
HIGH
MUX
43
BITSEN0
-
MUX
CODEN/MOT/INTL
88
CODEN
-MOT/INTL
ADDR [4]
12
GND
-
ADDR[4]
ADDR[3:0]
13-16
ADDR[3:0]
-
ADDR [3:0]
LOOP[7:0], DATA[7:0]
28-21
LOOP[7:0]
-
DATA[7:0]
INT
82
Pulled Up
INT
SDO/ACK/RDY
83
NC
SDO
ACK/RDY
LEN0/SDI/DS/WR
84
LEN0
SDI
DS/WR
LEN1/R/W/RD
85
LEN1
-
R/W/RD
LEN2/SCLK/AS/ALE
86
LEN2
SCLK
AS/ALE
JASEL/CS
87
JASEL
CS
相關(guān)PDF資料
PDF描述
CS8130-CS IC IR TRANSCEIVER 2-5V 20-SSOP
CS8190EDWF20G IC TACH/SPEEDO DRVR PREC 20SOICW
CS8191XNF16 IC DRVR AIRCORE TACH/SPEED 16DIP
CS82C5296 IC UART/BRG 5V 16MHZ 28-PLCC
CS82C59A-1296 IC CTRL INTERRUPT 12.5MHZ 28PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS61884-IRZR 功能描述:網(wǎng)絡控制器與處理器 IC IC Octal T1/E1/J1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
CS6193-000 功能描述:多芯電纜 RoHS:否 制造商:Alpha Wire 導體數(shù)量:3 線規(guī) - 美國線規(guī)(AWG):16 絞合:19 x 29 屏蔽:Shielded 長度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類型:Communication and Control
CS61N 功能描述:CM SCREWDRIVER,6IN1,INTERCHANGEA 制造商:apex tool group 系列:* 零件狀態(tài):在售 標準包裝:1
CS62 制造商:Thomas & Betts 功能描述:Cable Accessories Compression Splice Aluminum
CS6-20 制造商:SUPERWORLD 制造商全稱:Superworld Electronics 功能描述:POWER TRANSFORMER