- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1909 > CS61884-IRZ (Cirrus Logic Inc)IC LN INTERF T1/E1/J1 160-LFBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | CS61884-IRZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁(yè)數(shù)： | 19/72頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC LN INTERF T1/E1/J1 160-LFBGA |
| 標(biāo)準(zhǔn)包裝： | 126 |
| 功能： | 線路接口單元（LIU） |
| 接口： | E1，J1，T1 |
| 電路數(shù)： | 8 |
| 電源電壓： | 3.14 V ~ 3.47 V |
| 功率（瓦特）： | 1.73W |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 160-LFBGA |
| 供應(yīng)商設(shè)備封裝： | 160-TFGBA（13x13） |
| 包裝： | 散裝 |
| 包括： | AMI 編碼器和解碼器，B8ZS 編碼器和解碼器，HDB3 編碼器和解碼器，LOS 檢測(cè) |
| 產(chǎn)品目錄頁(yè)面： | 759 (CN2011-ZH PDF) |
| 其它名稱(chēng)： | 598-1717 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)
CS61884
26
DS485F3
In host mode, TAOS is generated for a particular
channel by asserting the associated bit in the TAOS
Since MCLK is the reference clock, it should be of
adequate stability.
9.6 Automatic TAOS
While a given channel is in the LOS condition, if
the corresponding bit in the Automatic TAOS
set, the device will drive that channel’s TTIP and
TRING with the all ones pattern. This function is
only available in host mode. Refer to Loss-of-Sig-
9.7 Driver Failure Monitor
In host mode, the Driver Failure Monitor (DFM)
function monitors the output of each channel and
sets a bit in the DFM Status Register (05h) (See
Section 14.6 on page 35) if a secondary short cir-
cuit is detected between TTIP and TRING. This
generates an interrupt if the respective bit in the
tion 14.8 on page 36) is also set. Any change in the
page 35) will result in the corresponding bit in the
tion 14.10 on page 36) being set. The interrupt is
cleared by reading the DFM Interrupt Status
This feature works in all modes of operation E1 75
Ω, E1 120 Ω and T1/J1 100 Ω.
9.8 Driver Short Circuit Protection
The CS61884 provides driver short circuit protec-
tion when current on the secondary exceeds 50 mA
RMS during E1/T1/J1 operation modes.
10. RECEIVER
The CS61884 contains eight identical receivers that
utilize an internal matched impedance technique
that provides for the use of a common set of exter-
nal components for 100
Ω (T1/J1), 120 Ω (E1), and
75
Ω (Ε1) operation (Refer to Figure 17 on
page 51). This feature enables the use of a one
stuffing option for all E1/T1/J1 line impedances.
The appropriate E1/T1/J1 line matching is selected
via the LEN[2:0] and the CBLSEL pins in hard-
ware mode, or via the Line Length Channel ID
bits[3:0] of the Line Length Data Register (11h)
(See Section 14.18 on page 39) in host mode. The
receivers can also be configured to use different ex-
ternal resistors to match the line impedance for E1
75
Ω, E1 120Ω or T1/J1 100Ω modes (Refer to
The CS61884 receiver provides all of the circuitry
to recover both data and clock from the data signal
input on RTIP and RRING. The matched imped-
ance receiver is capable of recovering signals with
12 dB of attenuation (referenced to 2.37 V or 3.0V
nominal) while providing superior return loss. In
addition, the timing recovery circuit along with the
jitter attenuator provide jitter tolerance that far ex-
ceeds jitter specifications (Refer to Figure 20 on
page 58).
The recovered data and clock is output from the
CS61884 on RPOS/RNEG and RCLK. These pins
output the data in one of three formats: bipolar, un-
ipolar, or RZ. The CLKE pin is used to configure
RPOS/RNEG, so that data is valid on either the ris-
ing or falling edge of RCLK.
10.1 Bipolar Output Mode
Bipolar mode provides a transparent clock/data re-
covery for applications in which the line decoding
is performed by an external framing device. The re-
covered clock and data are output on RCLK,
RNEG/BPV, and RPOS/RDATA.
10.2 Unipolar Output Mode
In unipolar mode, the CS61884 decodes the recov-
ered data with either B8ZS, HDB3 or AMI line de-
coding. The decoded data is output on the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS8130-CS | IC IR TRANSCEIVER 2-5V 20-SSOP |
| CS8190EDWF20G | IC TACH/SPEEDO DRVR PREC 20SOICW |
| CS8191XNF16 | IC DRVR AIRCORE TACH/SPEED 16DIP |
| CS82C5296 | IC UART/BRG 5V 16MHZ 28-PLCC |
| CS82C59A-1296 | IC CTRL INTERRUPT 12.5MHZ 28PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS61884-IRZR | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC IC Octal T1/E1/J1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| CS6193-000 | 功能描述:多芯電纜 RoHS:否 制造商:Alpha Wire 導(dǎo)體數(shù)量:3 線規(guī) - 美國(guó)線規(guī)（AWG）:16 絞合:19 x 29 屏蔽:Shielded 長(zhǎng)度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類(lèi)型:Communication and Control |
| CS61N | 功能描述:CM SCREWDRIVER,6IN1,INTERCHANGEA 制造商:apex tool group 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
| CS62 | 制造商:Thomas & Betts 功能描述:Cable Accessories Compression Splice Aluminum |
| CS6-20 | 制造商:SUPERWORLD 制造商全稱(chēng):Superworld Electronics 功能描述:POWER TRANSFORMER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。