參數(shù)資料
型號(hào): CS4205-KQZ
廠商: Cirrus Logic Inc
文件頁數(shù): 53/81頁
文件大?。?/td> 0K
描述: IC CODEC AC97 I2S 48-LQFP
標(biāo)準(zhǔn)包裝: 250
類型: 音頻編解碼器 '97
數(shù)據(jù)接口: 串行
分辨率(位): 18,20 b
ADC / DAC 數(shù)量: 1 / 2
三角積分調(diào)變:
動(dòng)態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db): 90 / 90
電壓 - 電源,模擬: 4.75 V ~ 5.25 V
電壓 - 電源,數(shù)字: 4.75 V ~ 5.25 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-TQFP(9x9)
包裝: 托盤
產(chǎn)品目錄頁面: 754 (CN2011-ZH PDF)
其它名稱: 598-1182
CS4205
DS489PP4
57
7. ZV PORT
The CS4205 implements an asynchronous serial
data input port that conforms to the Zoomed Video
Port (ZV Port) specification. ZV Port data is asyn-
chronous I2S data in PCM format with 16 bits of
resolution. The ZV Port interface consists of four
signals: MCLK, SCLK, LRCLK, and SDATA.
However, the CS4205 does not require a connec-
tion to the asynchronous MCLK. The other three
signals are respectively received on ZSCLK, ZLR-
CLK, and ZSDATA. Although the ZV Port speci-
fication calls for SCLK running at 32 Fs, the
CS4205 supports any SCLK from 32 Fs up to
128 Fs. In all cases, only the first 16 bits of each
channel will be recovered from the incoming serial
data stream. Figure 21 shows the ZV Port format.
The ZV Port is controlled by the ZVEN, LOCK,
and Ph[24:0] bits in the ZV Port Control/Status
Registers (Index 6Eh, Address 0Eh - 0Fh).
Since the data received on the ZV Port is asynchro-
nous and at varying sample rates, it must be sample
rate converted before being sent to the digital mix-
er. The asynchronous SRC is similar in function to
the synchronous DAC SRC, but differs in the way
samples are received and how the sample rate is de-
termined. While the synchronous SRC is being pro-
grammed to the desired sample rate by the host and
requests samples from the host at the programmed
rate, the asynchronous SRC receives data from a
push source at an unknown rate. Therefore, the
asynchronous SRC must determine the rate of in-
coming data and calculate the necessary parame-
ters. The current sample rate can be determined
from the Ph[24:0] bits in the ZV Port Control/Sta-
tus Registers (Index 6Eh, Address 0Eh - 0Fh) by
Fsin =Fsout*Ph/16,777,216,
where
Fsout
is
48 kHz. Once the rate estimator has settled, the
LOCK bit will be asserted. If the incoming clock
rate changes, LOCK will be de-asserted until the
rate estimator has settled again. Settling may take
up to 400 ms. As long as the receiver is unlocked,
the ZV input to the digital mixer will be muted, re-
gardless of the state of the ZV mute bit in the Dig-
ital Mixer Input Volume Register (Index 6E,
Address 00h - 05h).
ZLRCK
ZSCLK
Left Channel
Right Channel
ZSDATA
65
4
3
2
1 0
98
7
15 14 13 12 11 10
65
43
21
0
9 8 7
15 14 13 12 11 10
Figure 21. ZV Port Format (I2S, 16-bit data)
相關(guān)PDF資料
PDF描述
CS4207-DNZ IC CODEC AUD HDPN AMP AUTO 48QFN
CS4265-CNZ IC CODEC 24BIT 104DB 32QFN
CS4270-DZZ IC CODEC 24BIT 105DB 24TSSOP
CS4271-DZZ IC CODEC 24BIT 114DB 28-TSSOP
CS4272-DZZ IC CODEC 24BIT 114DB 28-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS4205-KQZR 功能描述:接口—CODEC IC AC’97 Codec for Docking Stations RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
CS4207 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power, 4-in / 6-out HD Audio CODEC with Headphone Amp
CS4207-CNZ 功能描述:接口—CODEC IC Lo Pwr,4/6 HD Aud Codec w/HP Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
CS4207-CNZ/C1 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power, 4-in / 6-out HD Audio CODEC with Headphone Amp
CS4207-CNZR 功能描述:接口—CODEC IC Lo Pwr,4/6 HD Aud Codec w/HP Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel