- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379886 > CH7012 (Electronic Theatre Controls, Inc.) Chrontel CH7012 TV Output Device PDF資料下載
參數(shù)資料
| 型號： | CH7012 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Chrontel CH7012 TV Output Device |
| 中文描述： | 昆泰CH7012電視輸出設(shè)備 |
| 文件頁數(shù)： | 9/42頁 |
| 文件大?。?/td> | 551K |
| 代理商： | CH7012 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
201-0000-042 Rev. 1.1, 9/29/2000
9
CHRONTEL
Input Clock and Data Formats
CH7012A
The 12 data inputs support 5 different multiplexed data formats, each of which can be used with a 1X clock
latching data on both clock edges, or a 2X clock latching data with a single edge. The data received by the
CH7012 can be used to drive the VGA to TV encoder or directly drive the DAC’s. The multiplexed input data
formats are (IDF[2:0]):
IDF
0
1
2
3
4
Description
12-bit multiplexed RGB input (24-bit color), (multiplex scheme 1)
12-bit multiplexed RGB2 input (24-bit color), (multiplex scheme 2)
8-bit multiplexed RGB input (16-bit color, 565)
8-bit multiplexed RGB input (15-bit color, 555)
8-bit multiplexed YCrCb input (24-bit color), (Y, Cr and Cb are multiplexed)
For multiplexed input data formats, either both transitions of the XCLK/XCLK* clock pair, or each rising or
falling edge of the clock pair (depending upon MCP bit, rising refers to a rising edge on the XCLK signal, a
falling edge on the XCLK* signal) will latch data from the graphics chip. The multiplexed input data formats
are shown in the figures below. The Pixel Data bus represents a 12-bit or 8-bit multiplexed data stream, which
contains either RGB or YCrCb formatted data. The input data rate is 2X the pixel rate, and each pair of Pn
values (eg; P0a and P0b) will contain a complete pixel encoded as shown in the tables below. It is assumed
that the first clock cycle following the leading edge of the incoming horizontal sync signal contains the first
word (Pxa) of a pixel, if an active pixel was present immediately following the horizontal sync. This does not
mean that active data should immediately follow the horizontal sync, however. When the input is a YCrCb
data stream the color-difference data will be transmitted at half the data rate of the luminance data, with the
sequence being set as Cb, Y, Cr, Y, where Cb0,Y0,Cr0 refers to co-sited luminance and color-difference
samples and the following Y1 byte refers to the next luminance sample, per CCIR-656 standards (the clock
frequency is dependent upon the current mode, and is not 27MHz as specified in CCIR-656). All non-active
pixels should be 0 in RGB formats, and 16 for Y and 128 for CrCb in YCrCb formats.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CH7012A | Chrontel CH7012 TV Output Device |
| CH7012A-T | Chrontel CH7012 TV Output Device |
| CH7202 | MPEG to TV Encoder with 8-bit Input |
| CH7203 | MPEG to TV Encoder with 16-bit Input |
| CH7203-V | MPEG to TV Encoder with 16-bit Input |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CH7012A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Chrontel CH7012 TV Output Device |
| CH7012A-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Chrontel CH7012 TV Output Device |
| CH7013A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder |
| CH7013A-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder |
| CH7013A-V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。