- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375384 > AX88780 (ASIX Electronics Corporation) High-Performance Non-PCI Single-Chip 32-bit 10/100M Fast Ethernet Controller PDF資料下載
參數(shù)資料
| 型號： | AX88780 |
| 廠商： | ASIX Electronics Corporation |
| 英文描述： | High-Performance Non-PCI Single-Chip 32-bit 10/100M Fast Ethernet Controller |
| 中文描述： | 高性能非PCI單芯片32位10/100M自適應(yīng)快速以太網(wǎng)控制器 |
| 文件頁數(shù)： | 17/49頁 |
| 文件大小： | 687K |
| 代理商： | AX88780 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
AX88780
4.1 CMD--Command Register
Offset Address = FC00h Default = 32’h0000_0001
Field
Name
Type Default
31:16
-
R/W
All 0’s
15
RXVLAN
R/W
0
Description
Reserved
RX VLAN indicator
Driver enables this bit to indicate AX88780 that the received packet will
include 4 bytes VLAN tag, AX88780 will skip 4 bytes when it calculates the
checksum of IP, TCP or UDP packet.
1 = enable
0 = disable
TX VLAN indicator
Driver enables this bit to indicate AX88780 that the transmitted packet will
include 4 bytes VLAN tag, AX88780 will skip 4 bytes when it calculates the
checksum of IP, TCP or UDP packet.
1 = enable
0 = disable
Reserved
RX Function Enable
When this bit is enabled, MAC starts to receive packets.
1 = enable
0 = disable
TX Function Enable
When this bit is enabled, MAC could start to transmit packet to Ethernet.
1 = enable
0 = disable
Reserved
Interrupt Active Mode
Driver sets this bit to indicate AX88780 that the interrupt of system is
activated high or low.
1: Active high
0: Active low
Reserved
WAKEUP pin polarity
Driver sets this bit to indicate AX88780 that the polarity of system wake-up
signal is activated high or low.
1: Active high
0: Active low
14
TXVLAN
R/W
0
13:10
9
-
R/W
R/W
All 0’s
0
RXEN
8
TXEN
R/W
0
7
6
-
R/W
R/W
0
0
INTMOD
5:1
0
-
R/W
R/W
All 0’s
1
WAKEMOD
4.2 IMR--Interrupt Mask Register
Offset Address = FC04h Default = 32’h0000_0000
Field
Name
Type
Default
31:6
-
R
All 0’s
5
PHYMASK
R/W
0
Description
Reserved
PHY interrupt Mask
When this bit is enabled, an interrupt request from PHY set in bit 5 of
Interrupt Status Register will make AX88780 to issue an interrupt to host.
1 = enable
0 = disable
Packet Received Interrupt Mask
When this bit is enabled, a received interrupt request set in bit 4 of Interrupt
Status Register will make AX88780 to issue an interrupt to host.
1 = enable
0 = disable
4
PRIM
R/W
0
17
ASIX ELECTRONICS CORPORATION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AX88790L | 10/100BASE 3-in-1 PCMCIA Fast Ethernet Controller |
| AX88796BLF | IC,MC14411P |
| AX88796BLI | Low-pin-count Non-PCI 8/16-bit 10/100M Fast Ethernet Controller |
| AX88872P | 10/100BASE Dual Speed “Swipeater” Controller |
| AX9902MS | 2N and 2P-Channel Enhancement Mode Power MOSFET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AX88780_07 | 制造商:ASIX 制造商全稱:ASIX 功能描述:High-Performance Non-PCI Single-Chip 32-bit 10/100M Fast Ethernet Controller |
| AX88782 | 制造商:ASIX 制造商全稱:ASIX 功能描述:ASIX Multi-Port Ethernet Controller |
| AX88783 | 制造商:ASIX 制造商全稱:ASIX 功能描述:ASIX Multi-Port Ethernet Controller |
| AX88790L | 制造商:ASIX 制造商全稱:ASIX 功能描述:10/100BASE 3-in-1 PCMCIA Fast Ethernet Controller |
| AX88796 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3-in-1 Local Bus Fast Ethernet Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。