- 您現(xiàn)在的位置：買賣IC網 > PDF目錄375384 > AX88780_07 (ASIX Electronics Corporation) IC,D/A CONVERTER,MC144110DW, 6-BIT,5-15V,SOIC-20,3-7US SER. PDF資料下載
參數資料
| 型號： | AX88780_07 |
| 廠商： | ASIX Electronics Corporation |
| 英文描述： | IC,D/A CONVERTER,MC144110DW, 6-BIT,5-15V,SOIC-20,3-7US SER. |
| 中文描述： | 高性能非PCI單芯片32位10/100M自適應快速以太網控制器 |
| 文件頁數： | 22/55頁 |
| 文件大小： | 379K |
| 代理商： | AX88780_07 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
AX88780
22
ASIX ELECTRONICS CORPORATION
4.8 TXDES0--TX Descriptor0 Register
Offset Address = 0xFC20 Default = 0x0000_0000
Field
Name
Type
Default
31:16
-
R
All 0’s
15
TXD0_EN
R/W
0
Description
Reserved
Transmit TX descriptor 0
If this bit is enabled, MAC will begin to transmit data that are stored in TX
buffer. In former, data had been written to TX descriptor0. This bit will be
cleared by hardware when MAC finished the transmission.
1= enable
0= disable
Reserved
TX packet length (unit: byte)
Driver set this field to indicate AX88780 how many bytes will be
transmitted.
14:13
12:0
-
R
R/W
00
All 0’s
TXD0_LEN
4.9 TXDES1--TX Descriptor1 Register
Offset Address = 0xFC24 Default = 0x0000_0000
Field
Name
Type
Default
31:16
-
R
All 0’s
15
TXD1_EN
R/W
0
Description
Reserved
Transmit TX descriptor 1
If this bit is enabled, MAC will begin to transmit data that are stored in TX
buffer. In former, data had been written to TX descriptor1. This bit will be
cleared by hardware when MAC finished the transmission.
1= enable
0= disable
Reserved
TX packet length (unit: byte)
Driver set this field to indicate AX88780 how many bytes will be
transmitted.
14:13
12:0
-
R
R/W
00
All 0’s
TXD1_LEN
4.10 TXDES2--TX Descriptor2 Register
Offset Address = 0xFC28 Default = 0x0000_0000
Field
Name
Type
Default
31:16
-
R
All 0’s
15
TXD2_EN
R/W
0
Description
Reserved
Transmit TX descriptor 2
If this bit is enabled, MAC will begin to transmit data that are stored in TX
buffer. In former, data had been written to TX descriptor2. This bit will be
cleared by hardware when MAC finished the transmission.
1= enable
0= disable
Reserved
TX packet length (unit: byte)
Driver set this field to indicate AX88780 how many bytes will be
transmitted.
14:13
12:0
-
R
R/W
00
All 0’s
TXD2_LEN
相關PDF資料 |
PDF描述 |
|---|---|
| AX88780 | High-Performance Non-PCI Single-Chip 32-bit 10/100M Fast Ethernet Controller |
| AX88790L | 10/100BASE 3-in-1 PCMCIA Fast Ethernet Controller |
| AX88796BLF | IC,MC14411P |
| AX88796BLI | Low-pin-count Non-PCI 8/16-bit 10/100M Fast Ethernet Controller |
| AX88872P | 10/100BASE Dual Speed “Swipeater” Controller |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AX88782 | 制造商:ASIX 制造商全稱:ASIX 功能描述:ASIX Multi-Port Ethernet Controller |
| AX88783 | 制造商:ASIX 制造商全稱:ASIX 功能描述:ASIX Multi-Port Ethernet Controller |
| AX88790L | 制造商:ASIX 制造商全稱:ASIX 功能描述:10/100BASE 3-in-1 PCMCIA Fast Ethernet Controller |
| AX88796 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3-in-1 Local Bus Fast Ethernet Controller |
| AX88796ALF | 制造商:ASIX 功能描述:10/100 MAC,COMMERCIAL 128PIN |
發(fā)布緊急采購，3分鐘左右您將得到回復。