- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375292 > AM29DL320GB70WMIN (SPANSION LLC) DIODE SCHOTTKY SINGLE 10V 200mW 0.37V-vf 30mA-IFM 1mA-IF 1uA-IR SOT-323 3K/REEL PDF資料下載
參數(shù)資料
| 型號(hào)： | AM29DL320GB70WMIN |
| 廠商： | SPANSION LLC |
| 元件分類： | DRAM |
| 英文描述： | DIODE SCHOTTKY SINGLE 10V 200mW 0.37V-vf 30mA-IFM 1mA-IF 1uA-IR SOT-323 3K/REEL |
| 中文描述： | 2M X 16 FLASH 3V PROM, 70 ns, PBGA48 |
| 封裝： | 6 X 12 MM, 0.80 MM PITCH, FBGA-48 |
| 文件頁數(shù)： | 13/58頁 |
| 文件大?。?/td> | 1239K |
| 代理商： | AM29DL320GB70WMIN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
September 27, 2004
Am29DL320G
11
dress access timings provide new data when ad-
dresses are changed. While in sleep mode, output
data is latched and always available to the system.
I
CC5
in the DC Characteristics table represents the
automatic sleep mode current specification.
RESET#: Hardware Reset Pin
The RESET# pin provides a hardware method of re-
setting the device to reading array data. When the RE-
SET# pin is driven low for at least a period of t
RP
, the
device immediately terminates any operation in
progress, tristates all output pins, and ignores all
read/write commands for the duration of the RESET#
pulse. The device also resets the internal state ma-
chine to reading array data. The operation that was in-
terrupted should be reinitiated once the device is
ready to accept another command sequence, to en-
sure data integrity.
Current is reduced for the duration of the RESET#
pulse. When RESET# is held at V
SS
±0.3 V, the device
draws CMOS standby current (I
CC4
). If RESET# is held
at V
IL
but not within V
SS
±0.3 V, the standby current will
be greater.
The RESET# pin may be tied to the system reset cir-
cuitry. A system reset would thus also reset the Flash
memory, enabling the system to read the boot-up firm-
ware from the Flash memory.
If RESET# is asserted during a program or erase op-
eration, the RY/BY# pin remains a “0” (busy) until the
internal reset operation is complete, which requires a
time of t
READY
(during Embedded Algorithms). The sys-
tem can thus monitor RY/BY# to determine whether
the reset operation is complete. If RESET# is asserted
when a program or erase operation is not executing
(RY/BY# pin is “1”), the reset operation is completed
within a time of t
READY
(not during Embedded Algo-
rithms). The system can read data t
RH
after the RE-
SET# pin returns to V
IH
.
I
CC4
in the DC Characteristics table represents the
reset current. Also refer to AC Characteristics tables
for RESET# timing parameters and to
Figure 15
for
the timing diagram.
Output Disable Mode
When the OE# input is at V
IH
, output from the device is
disabled. The output pins are placed in the high
impedance state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM29DL320GT70WMFN | For new designs involving TSOP packages, S29JL032H supercedes Am29DL320G and is the factory-recommended migration path. |
| AM29DL320GB70WMFN | For new designs involving TSOP packages, S29JL032H supercedes Am29DL320G and is the factory-recommended migration path. |
| AM29DL322GT120WMIN | 32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory |
| AM29DL322GB120EF | 32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory |
| AM29DL322GB120EI | 32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM29DL322DB7REIT | 制造商:AMD 功能描述:New |
| AM29DL322DB-90WDIT | 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 32MBIT 4MX8/2MX16 90NS 63FBGA - Tape and Reel |
| AM29DL322DT-90EI-T | 制造商:Advanced Micro Devices 功能描述: |
| AM29DL322GB-90EI | 制造商:Advanced Micro Devices 功能描述:2M X 16 FLASH 3V PROM, 90 ns, 48 Pin Plastic SMT |
| AM29DL322GT-90EI | 制造商:Advanced Micro Devices 功能描述:Flash Mem Parallel 3.3V 32M-Bit 4M x 8/2M x 16 90ns 48-Pin TSOP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。