- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374046 > ADV7176A* (Analog Devices, Inc.) High Quality. 10-Bit. Digital CCIR-601 to PAL/NTSC Video Encoder PDF資料下載
參數(shù)資料
| 型號(hào)： | ADV7176A* |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | High Quality. 10-Bit. Digital CCIR-601 to PAL/NTSC Video Encoder |
| 中文描述： | 較高的質(zhì)量。 10位。數(shù)字無線電咨詢委員會(huì)- 601的PAL / NTSC制式視頻編碼器 |
| 文件頁數(shù)： | 13/52頁 |
| 文件大?。?/td> | 629K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
ADV7175A/ADV7176A
–13–
REV. B
COLOR BAR GE NE RAT ION
T he ADV7175A/ADV7176A can be configured to generate
75% amplitude, 75% saturation (75/7.5/75/7.5) for NT SC or
75% amplitude, 100% saturation (100/0/75/0) for PAL color
bars. T hese are enabled by setting MR17 of Mode Register 1 to
Logic “1.”
SQUARE PIX E L MODE
T he ADV7175A/ADV7176A can be used to operate in square
pixel mode. For NT SC operation an input clock of 24.5454
MHz is required. Alternatively an input clock of 29.5 MHz is
required for PAL operation. T he internal timing logic adjusts
accordingly for square pixel mode operation
.
COLOR SIGNAL CONT ROL
T he color information can be switched on and off the video
output using Bit MR24 of Mode Register 2.
BURST SIGNAL CONT ROL
T he burst information can be switched on and off the video
output using Bit MR25 of Mode Register 2.
NT SC PE DE ST AL CONT ROL
T he pedestal on both odd and even fields can be controlled on a
line by line basis using the NT SC Pedestal Control Registers.
T his allows the pedestals to be controlled during the vertical
blanking interval (Lines 10 to 25 and Lines 273 to 288).
PIX E L T IMING DE SCRIPT ION
T he ADV7175A/ADV7176A can operate in either 8-bit or
16-bit YCrCb Mode.
8-Bit Y CrCb Mode
T his default mode accepts multiplexed YCrCb inputs through
the P7-P0 pixel inputs. T he inputs follow the sequence Cb0, Y0
Cr0, Y1 Cb1, Y2, etc. T he Y, Cb and Cr data are input on a
rising clock edge.
16-Bit Y CrCb Mode
T his mode accepts Y inputs through the P7–P0 pixel inputs and
multiplexed CrCb inputs through the P15–P8 pixel inputs. T he
data is loaded on every second rising edge of CLOCK . T he inputs
follow the sequence Cb0, Y0 Cr0, Y1 Cb1, Y2, etc.
SUBCARRIE R RE SE T
T ogether with the SCRESET /RT C PIN and Bits MR22 and
MR21 of Mode Register 2, the ADV7175A/ADV7176A can be
used in subcarrier reset mode. T he subcarrier will reset to
Field 0 at the start of the following field when a low to high
transition occurs on this input pin.
RE AL T IME CONT ROL
T ogether with the SCRESET /RT C PIN and Bits MR22 and
MR21 of Mode Register 2, the ADV7175A/ADV7176A can be
used to lock to an external video source. T he real time control
mode allows the ADV7175A/ADV7176A to automatically alter
the subcarrier frequency to compensate for line length variation.
When the part is connected to a device that outputs a digital
datastream in the RT C format (such as an ADV7185 video
decoder [see Figure 13]), the part will automatically change to
the compensated subcarrier frequency on a line by line basis.
T his digital datastream is 67 bits wide and the subcarrier is
contained in Bits 0 to 21. Each bit is two clock cycles long.
00HEX should be written to all four subcarrier frequency regis-
ters when using this mode.
VIDE O T IMING DE SCRIPT ION
T he ADV7175A/ADV7176A is intended to interface to off-
the-shelf MPEG1 and MPEG2 Decoders. Consequently, the
ADV7175A/ADV7176A accepts 4:2:2 YCrCb Pixel Data via a
CCIR-656 pixel port and has several video timing modes of
operation that allow it to be configured as either system master
video timing generator or a slave to the system video timing
generator. T he ADV7175A/ADV7176A generates all of the
required horizontal and vertical timing periods and levels for the
analog video outputs.
T he ADV7175A/ADV7176A calculates the width and place-
ment of analog sync pulses, blanking levels and color burst
envelopes. Color bursts are disabled on appropriate lines, and
serration and equalization pulses are inserted where required.
In addition the ADV7175A/ADV7176A supports a PAL or
NT SC square pixel operation in slave mode. T he part requires
an input pixel clock of 24.5454 MHz for NT SC and an input
pixel clock of 29.5 MHz for PAL. T he internal horizontal line
counters place the various video waveform sections in the cor-
rect location for the new clock frequencies.
T he ADV7175A/ADV7176A has four distinct master and four
distinct slave timing configurations. T iming Control is estab-
lished with the bidirectional
SYNC
,
BLANK
and FIEL D/
VSYNC
pins. T iming Mode Register 1 can also be used to vary
the timing pulsewidths and where they occur in relation to each
other.
FREQUENCY – MHz
0
–60
–50
–40
–10
–20
–30
0
2
4
6
8
12
10
A
Figure 12. PAL UV Filter
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7175 | Integrated Digital CCIR-601 YCrCb to PAL/NTSC Video Encoder |
| ADV7175KS | Integrated Digital CCIR-601 YCrCb to PAL/NTSC Video Encoder |
| ADV7176 | Integrated Digital CCIR-601 YCrCb to PAL/NTSC Video Encoder |
| ADV7176KS | Integrated Digital CCIR-601 YCrCb to PAL/NTSC Video Encoder |
| ADV7177KS | Integrated Digital CCIR-601 to PAL/NTSC Video Encoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7176AKS | 制造商:Analog Devices 功能描述:Video Encoder 4DAC 10-Bit 44-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:VIDEO ENCODER+TELETEXT(NTSC/PAL)I.C. - Bulk 制造商:Analog Devices 功能描述:IC VIDEO ENCODER |
| ADV7176AKSZ | 制造商:Analog Devices 功能描述:Video Encoder 4DAC 10-Bit 44-Pin MQFP 制造商:Analog Devices 功能描述:IC VIDEO ENCODER |
| ADV7176KS | 制造商:AD 制造商全稱:Analog Devices 功能描述:Integrated Digital CCIR-601 YCrCb to PAL/NTSC Video Encoder |
| ADV7177 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Integrated Digital CCIR-601 to PAL/NTSC Video Encoder |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。