![](http://datasheet.mmic.net.cn/310000/ADV7175_datasheet_16243927/ADV7175_18.png)
ADV7175/ADV7176
REV. A
–18–
MODE RE GIST E R 1 MR1 (MR17–MR10)
(Address (SR4–SR0) = 01H)
Mode Register 1 is a 8-bit wide register.
Figure 32 shows the various operations under the control of Mode
Register 1. T his register can be read from as well written to.
MODE RE GIST E R 1 (MR17–MR10) BIT DE SCRIPT ION
Interlaced Mode Control (MR10):
T his bit is used to setup the output to interlaced or non-inter-
laced mode. T his mode is only relevant when the part is in
composite video mode.
Closed Captioning Field Control (MR12–MR11)
T hese bits control the field that close captioning data is displayed
on close captioning information can be displayed on an odd field,
even field or both fields.
DAC Control (MR16–MR13)
T hese bits can be used to power down the DACs. T his can be
used to reduce the power consumption of the ADV7175/ADV7176
if any of the DACs are not required in the application.
Color Bar Control (MR17)
T his bit can be used to generate and output an internal color
bar. T he color bar configuration is 75/75/75/7.5 for NT SC and
100/0/75/0 for PAL.
MR11
MR10
MR17
MR12
MR13
MR15
MR16
MR14
CLOSED CAPTIONING
FIELD SELECTION
0
0
1
1
0
1
0
1
NO DATA OUT
ODD FIELD ONLY
EVEN FIELD ONLY
DATA OUT
(BOTH FIELDS)
MR12 MR11
COMPOSITE DAC
CONTROL
MR16
0
1
NORMAL
POWER DOWN
GREEN/LUMA
DAC CONTROL
MR14
0
1
NORMAL
POWER DOWN
RED/CHROMA
DAC CONTROL
MR13
0
1
NORMAL
POWER DOWN
BLUE/COMPOSITE
DAC CONTROL
MR15
0
1
NORMAL
POWER DOWN
INTERLACE
CONTROL
0
1
INTERLACED
NON-INTERLACED
MR10
COLOR BAR
CONTROL
MR17
0
1
DISABLE
ENABLE
Figure 32. Mode Register 1
MODE RE GIST E R 0 (MR07–MR00) BIT DE SCRIPT ION
E ncode Mode Control (MR01–MR00):
T hese bits are used to set up the encode mode. T he ADV7175/
ADV7176 can be set up to output NT SC, PAL (B, D, G, H, I),
PAL (M) and PAL (N) standard video.
Pedestal Control (MR02)
T his bit specifies whether a pedestal is to be generated on the
NT SC composite video signal. T his bit is invalid if the
ADV7175/ADV7176 is configured in PAL mode.
Luminance Filter Control (MR04–MR03)
T hese bits are used for selecting between a filter for the lumi-
nance signal. T hese filters automatically are set to the cutoff fre-
quency for the low-pass filters and the subcarrier frequency for
the notch filter. T he extended mode filter is a 5.5 MHz low-pass
filter. T he filters are illustrated in Figures 3 to 11.
RGB Sync (MR05)
T his bit is used to set up the RGB outputs with the sync infor-
mation encoded.
Output Control (MR06)
T his bit specifies if the part is in composite video or RGB/YUV
mode. Please note that in RGB/YUV mode the main composite
signal is still available.