參數(shù)資料
型號： ADUC7121BBCZ-RL
廠商： Analog Devices Inc
文件頁數(shù)： 70/96頁
文件大?。?/td> 0K
描述： PRECISION ANALOG MCU I.C
標準包裝： 1
系列： MicroConverter® ADuC7xxx
核心處理器： ARM7
芯體尺寸： 16/32-位
速度： 41.78MHz
連通性： I²C，SPI，UART/USART
外圍設(shè)備： POR，PWM，WDT
輸入/輸出數(shù)： 32
程序存儲器容量： 126KB（63K x 16）
程序存儲器類型： 閃存
RAM 容量： 8K x 8
電壓 - 電源 (Vcc/Vdd)： 3 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 9x12b，D/A 4x12b
振蕩器型： 內(nèi)部
工作溫度： -10°C ~ 95°C
封裝/外殼： 108-LFBGA，CSPBGA
包裝： 標準包裝
其它名稱： ADUC7121BBCZ-RLDKR
ADuC7121
Data Sheet
Rev. B | Page 72 of 96
SERIAL PERIPHERAL INTERFACE
The ADuC7121 integrates a complete hardware serial peri-
pheral interface (SPI) on-chip. SPI is an industry standard,
synchronous serial interface that allows eight bits of data to
be synchronously transmitted and simultaneously received,
that is, full duplex up to a maximum bit rate of 20 Mbps.
The SPI port can be configured for master or slave operation
and typically consists of four pins: P0.3/MISO/PLAO[12]/SYNC,
P0.4/MOSI/PLAI[11]/TRIP, P0.2/SPICLK/ADCBUSY/PLAO[13],
and P0.5/CS/PLAI[10]/ ADC
CONVST.
SPI MISO (MASTER IN, SLAVE OUT) PIN
MISO on the P0.3/MISO/PLAO[12]/SYNC pin is configured as
an input line in master mode and an output line in slave mode.
Connect the MISO line on the master (data in) to the MISO line
in the slave device (data out). The data is transferred as byte
wide (8-bit) serial data, MSB first.
SPI MOSI (MASTER OUT, SLAVE IN) PIN
MOSI on the P0.4/MOSI/PLAI[11]/TRIP pin is configured as
an output line in master mode and an input line in slave mode.
The MOSI line on the master (data out) should be connected to
the MOSI line in the slave device (data in). The data is transferred
as byte wide (8-bit) serial data, MSB first.
SPICLK (SERIAL CLOCK I/O) PIN
The master serial clock (SPICLK) synchronizes the data being
transmitted and received through the MOSI SPICLK period.
Therefore, a byte is transmitted/received after eight SPICLK
periods. The P0.2/SPICLK/ADCBUSY/PLAO[13] pin is configured
as an output in master mode and as an input in slave mode.
In master mode, the polarity and phase of the clock are controlled
by the SPICON register, and the bit rate is defined in the SPIDIV
register as follows:
)
1
(
2
SPIDIV
f
UCLK
CLOCK
SERIAL
The maximum speed of the SPI clock is independent on the
clock divider bits.
In slave mode, the SPICON register must be configured with
the phase and polarity of the expected input clock. The slave
accepts data from an external master up to 10 Mbps.
In both master and slave modes, data is transmitted on one edge
of the SPICLK signal and sampled on the other. Therefore, it is
important that the polarity and phase are configured the same
for the master and slave devices.
SPI CHIP SELECT INPUT PIN
In SPI slave mode, a transfer is initiated by the assertion of CS
on the P0.5/CS/PLAI[10]/ADC
CONVST pin. CS is an active low
input signal. The SPI port then transmits and receives 8-bit data
until the transfer is concluded by deassertion of CS. In slave
mode, CS is always an input.
In SPI master mode, CS is an active low output signal. It asserts
itself automatically at the beginning of a transfer and deasserts
itself upon completion.
CONFIGURING EXTERNAL PINS FOR SPI
FUNCTIONALITY
The SPI pins of the ADuC7121 device are P0.2 to P0.5.
P0.5/CS/PLAI[10]/ADC
CONVST is the slave chip select pin. In
slave mode, this pin is an input and must be driven low by
the master. In master mode, this pin is an output and goes
low at the beginning of a transfer and high at the end of a
transfer.
P0.2/SPICLK/ADCBUSY/PLAO[13] is the SPICLK pin.
P0.3/MISO/PLAO[12]/SYNC is the master in, slave out pin.
P0.4/MOSI/PLAI[11]/TRIP is the master out, slave in pin.
To configure P0.2 to P0.5 for SPI mode, see the General-
SPI REGISTERS
The following MMR registers control the SPI interface: SPISTA,
SPIRX, SPITX, SPIDIV, and SPICON.
SPI Status Register
This 32-bit MMR contains the status of the SPI interface in both
master and slave modes.
Name:
SPISTA
Address:
0xFFFF0A00
Default value:
0x0000
Access:
Read only
相關(guān)PDF資料
PDF描述
ADUC7122BBCZ-RL PRECISION ANALOG MCU I.C
ADUC7126BSTZ126-RL IC MCU 16/32B 126KB FLASH 80LQFP
ADUC7129BSTZ126 IC DAS MCU ARM7 ADC/DDS 80-LQFP
ADUC812BSZ-REEL IC MCU FLASH 12BIT ADC 52MQFP
ADUC814BRU IC ADC 12BIT W/FLASH MCU 28TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC7122 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller, 12-Bit Analog I/O, ARM7TDMI? MCU
ADUC7122BBCZ 功能描述:IC ARM7TDMI MCU 126KB 108CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標準包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設(shè)備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB（20K x 16） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323
ADUC7122BBCZ-RL 功能描述:PRECISION ANALOG MCU I.C RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標準包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測/復位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲器容量:4KB（4K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
ADUC7124 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller, 12-Bit Analog I/O, Large Memory, ARM7TDMI MCU with Enhanced IRQ Handler
ADUC7124BCPZ126 功能描述:IC DAS MCU ARM7 ADC/DDS 64LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標準包裝:250 系列:LPC11Uxx 核心處理器:ARM? Cortex?-M0 芯體尺寸:32-位 速度:50MHz 連通性:I²C，Microwire，SPI，SSI，SSP，UART/USART，USB 外圍設(shè)備:欠壓檢測/復位，POR，WDT 輸入/輸出數(shù):40 程序存儲器容量:96KB（96K x 8） 程序存儲器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-LQFP 包裝:托盤 其它名稱:568-9587
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*