I2C REGISTERS The I" />
參數(shù)資料
型號(hào): ADUC7023BCPZ62I-R7
廠商: Analog Devices Inc
文件頁(yè)數(shù): 57/96頁(yè)
文件大?。?/td> 0K
描述: IC MCU 12BIT 62KB FLASH 32LFCSP
標(biāo)準(zhǔn)包裝: 1,500
系列: MicroConverter® ADuC7xxx
核心處理器: ARM7
芯體尺寸: 16/32-位
速度: 44MHz
連通性: I²C,SPI
外圍設(shè)備: POR,PWM,WDT
輸入/輸出數(shù): 12
程序存儲(chǔ)器容量: 64KB(32K x 16)
程序存儲(chǔ)器類型: 閃存
RAM 容量: 2K x 32
電壓 - 電源 (Vcc/Vdd): 2.7 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 8x12b,D/A 4x12b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 125°C
封裝/外殼: 32-WFQFN 裸露焊盤,CSP
包裝: 帶卷 (TR)
ADuC7023
Data Sheet
| Page 60 of 96
I2C REGISTERS
The I2C peripheral interfaces consists of a number of MMRs. These are described in the following section.
I2C Master Registers
I2C Master Control Registers, I2CxMCON
Name:
I2C0MCON, I2C1MCON
Address:
0xFFFF0800, 0xFFFF0900
Default value:
0x0000, 0x0000
Access:
Read/write
Function:
These 16-bit MMRs configure the I2C peripheral in master mode.
Table 65. I2CxMCON MMR Bit Designations
Bit
Name
Description
15 to 9
Reserved. These bits are reserved and should not be written to.
8
I2CMCENI
I2C transmission complete interrupt enable bit.
This bit is set to enable an interrupt on detecting a stop condition on the I2C bus.
This bit clears this interrupt source.
7
I2CNACKENI
I2C no acknowledge received interrupt enable bit.
This bit is set to enable interrupts when the I2C master receives a no acknowledge.
This bit clears this interrupt source.
6
I2CALENI
I2C arbitration lost interrupt enable bit.
This bit is set to enable interrupts when the I2C master has lost in trying to gain control of the I2C bus.
This bit clears this interrupt source.
5
I2CMTENI
I2C transmit interrupt enable bit.
This bit is set to enable interrupts when the I2C master has transmitted a byte.
This bit clears this interrupt source.
4
I2CMRENI
I2C receive interrupt enable bit.
This bit is set to enable interrupts when the I2C master receives data.
This bit is cleared by the user to disable interrupts when the I2C master is receiving data.
3
I2CMSEN
I2C master SCL stretch enable bit.
This bit is set to 1 to enable clock stretching. When SCL is low, setting this bit forces the device to hold SCL low
until I2CMSEN is cleared. If SCL is high, setting this bit forces the device to hold SCL low after the next falling edge.
This bit is cleared to disable clock stretching.
2
I2CILEN
I2C internal loopback enable bit.
This bit is set to enable loopback test mode. In this mode, the SCL and SDA signals are connected internally to
their respective input signals.
This bit is cleared by the user to disable loopback mode.
1
I2CBD
I2C master backoff disable bit.
This bit is set to allow the device to compete for control of the bus even if another device is currently driving a
start condition.
This bit is cleared to back off until the I2C bus becomes free.
0
I2CMEN
I2C master enable bit.
This bit is set by the user to enable I2C master mode.
This bit is cleared to disable I2C master mode.
Rev. E
相關(guān)PDF資料
PDF描述
ADUC7024BCPZ62 IC MCU FLSH 62K ANLG I/O 64LFCSP
ADUC7032BSTZ-88 IC MCU 96K FLASH DUAL 48LQFP
ADUC7032BSTZ-8V-RL IC BATTERY SENSOR PREC 48-LQFP
ADUC7034BCPZ IC MCU FLASH 32K ANLG IO 48LFCSP
ADUC7036CCPZ IC MCU 96K FLASH DUAL 48LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC7023BCPZ62I-RL 功能描述:IC MCU 12BIT 62KB FLASH 32LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA,UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,LED,POR,PWM,WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB(4K x 8) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
ADUC7024 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU
ADUC7024BCP62 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC &2X12-B DAC IC - Trays
ADUC7024BCP62-U1 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC &2X12-B DAC IC - Trays
ADUC7024BCPZ62 功能描述:IC MCU FLSH 62K ANLG I/O 64LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:60 系列:PSOC® 3 CY8C38xx 核心處理器:8051 芯體尺寸:8-位 速度:67MHz 連通性:EBI/EMI,I²C,LIN,SPI,UART/USART 外圍設(shè)備:電容感應(yīng),DMA,LCD,POR,PWM,WDT 輸入/輸出數(shù):25 程序存儲(chǔ)器容量:64KB(64K x 8) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:2K x 8 RAM 容量:8K x 8 電壓 - 電源 (Vcc/Vdd):1.71 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 2x20b,D/A 4x8b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFQFN 裸露焊盤 包裝:托盤