- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374039 > ADUC7020 (Analog Devices, Inc.) Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU PDF資料下載
參數(shù)資料
| 型號： | ADUC7020 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU |
| 中文描述： | 精密模擬微控制器的12位模擬I / O，ARM7TDMI的微控制器 |
| 文件頁數(shù)： | 59/80頁 |
| 文件大?。?/td> | 840K |
| 代理商： | ADUC7020 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁當(dāng)前第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
Preliminary Technical Data
ADuC702x Series
Rev. PrB | Page 59 of 80
I
2
C COMPATIBLE INTERFACES
The ADuC702x supports two fully licensed
*
I
2
C interfaces. The I
2
C
interfaces are both implemented as a full hardware master and
slave interface. The two I
2
C interfaces being identical, this
document will describe only I
2
C0 in detail.
The two pins used for data transfer, SDA and SCL are
configured in a Wired-AND format that allows arbitration in a
multi-master system.
The I
2
C bus peripheral’s addresses in the I
2
C bus system is
programmed by the user. This ID can be modified at any time
while a transfer is not in progress. The user can configure the
interface to respond to four slave addresses.
The transfer sequence of a I
2
C system consists of a master device
initiating a transfer by generating a START condition while the
bus is idle. The master transmits the address of the slave device
and the direction of the data transfer in the initial address
transfer. If the master does not loose arbitration and the slave
acknowledges then the data transfer is initiated. This continues
until the master issues a STOP condition and the bus becomes
idle.
The I
2
C peripheral master and slave functionality are
independent and may be active simultaneously.
A slave is activated when a transfer has been initiated on the
bus. If it is not being addressed it will remain inactive until
another transfer is initiated. This also allows a master device
which looses arbitration to respond as a slave in the same cycle.
Serial Clock Generation
The I
2
C master in the system generates the serial clock for a
transfer. The master channel can be configured to operate in
Fast mode (400 kHz) or Standard mode (100 kHz).
The bit-rate is defined in the I2C0DIVH and I2C0DIVL
MMRs as follow:
)
0
2
0
2
2
×
2
DIVL
C
I
DIVH
C
I
f
f
coreclock
k
serialcloc
+
+
=
Slave addresses
The registers I2C0ID0, I2C0ID1, I2C0ID2 and I2C0ID3
contain the device IDs. The device compares the four I2C0IDx
registers to the address byte. The 7 most significant bits of
either ID register must be identical to that of the 7 most
significant bits of the first address byte received to be correctly
addressed. The LSB of the ID registers, transfer direction bit, is
ignored in the process of address recognition.
I
2
C registers description
The I
2
C peripheral interface consists on 17 8-bit MMRs:
-
I2C0CFG:
configuration register described Table 48
-
I2C0DIVH, I2C0DIVL:
clock divider registers
-
I2C0SRX, I2C0STX, and I2C0SSTA:
respectively receive,
transmit and status register for the slave channel. The status
register is described Table 49.
-
I2C0ID0, I2C0ID1, I2C0ID2 and I2C0ID3:
slave address
device ID register
-
I2C0MRX, I2C0MTX, and I2C0MSTA:
respectively receive,
transmit and status register for the master channel. The status
register is described Table 50.
-
I2C0CNT:
Master receive data count register. If a master read
transfer sequence is initiated, the I2C0CNT register denotes
the number of bytes to be read from the slave device.
-
I2C0ADR:
master address byte register. The I2C0ADR value
is the address of the device the master wants to communicate
with, it will be transmitted automatically at the start of a
master transfer sequence if there is no valid data in the
I2C0MTX register when setting the master enable bit.
-
I2C0ALT:
hardware general call ID register, used in slave
mode
Table 48: I2C0CFG MMR Bit Descriptions
Bit
7
Description
Master serial clock enable bit
Set
by user to enable generation of the serial clock in master mode
Cleared
by user to disable serial clock in master mode
Loop back enable bit
Set
by user to internally connect the transition to the reception, to test user software
Cleared
by user to operate in normal mode
START back-off disable bit
Set
by user in multi-master mode. If losing arbitration the master will try to transmit again straight away
Cleared
by user to enable START back-off. The master after losing arbitration will wait before trying to transmit again
Hardware general call enable (bit 3 must be set)
Set
by user to enable hardware general call
Cleared
by user to disable hardware general call
6
5
4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADUC702 | 5 AMP MINIATURE POWER RELAY |
| ADUC814ARU-REEL7 | Circular Connector; MIL SPEC:MIL-DTL-38999 Series I; Body Material:Metal; Series:LJT; No. of Contacts:37; Connector Shell Size:25; Connecting Termination:Crimp; Circular Shell Style:Jam Nut Receptacle; Body Style:Straight RoHS Compliant: No |
| ADUC814BRU | Circular Connector; MIL SPEC:MIL-DTL-38999 Series I; Body Material:Metal; Series:LJT; No. of Contacts:37; Connector Shell Size:25; Connecting Termination:Crimp; Circular Shell Style:Jam Nut Receptacle; Body Style:Straight RoHS Compliant: No |
| ADUC814BRU-REEL | Circular Connector; No. of Contacts:56; Series:LJT07R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:25; Circular Contact Gender:Pin; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:25-4 |
| ADUC814BRU-REEL7 | Circular Connector; No. of Contacts:61; Series:LJT07R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:25; Circular Contact Gender:Pin; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:25-61 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC7020BCP62 | 制造商:Analog Devices 功能描述:FLASH ARM7+5-CH,12-B ADC & 4X12-B DAC IC - Trays |
| ADUC7020BCP62-U1 | 制造商:Analog Devices 功能描述:FLASH ARM7+5-CH,12-B ADC & 4X12-B DAC IC - Trays |
| ADUC7020BCPZ62 | 功能描述:IC MCU FLSH 62K ANLG I/O 40LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:60 系列:PSOC® 3 CY8C38xx 核心處理器:8051 芯體尺寸:8-位 速度:67MHz 連通性:EBI/EMI，I²C，LIN，SPI，UART/USART 外圍設(shè)備:電容感應(yīng)，DMA，LCD，POR，PWM，WDT 輸入/輸出數(shù):25 程序存儲器容量:64KB（64K x 8） 程序存儲器類型:閃存 EEPROM 大小:2K x 8 RAM 容量:8K x 8 電壓 - 電源 (Vcc/Vdd):1.71 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 2x20b，D/A 4x8b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFQFN 裸露焊盤 包裝:托盤 |
| ADUC7020BCPZ62I | 功能描述:IC MCU FLSH 62K ANLG I/O 40LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:60 系列:PSOC® 3 CY8C38xx 核心處理器:8051 芯體尺寸:8-位 速度:67MHz 連通性:EBI/EMI，I²C，LIN，SPI，UART/USART 外圍設(shè)備:電容感應(yīng)，DMA，LCD，POR，PWM，WDT 輸入/輸出數(shù):25 程序存儲器容量:64KB（64K x 8） 程序存儲器類型:閃存 EEPROM 大小:2K x 8 RAM 容量:8K x 8 電壓 - 電源 (Vcc/Vdd):1.71 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 2x20b，D/A 4x8b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFQFN 裸露焊盤 包裝:托盤 |
| ADUC7020BCPZ62I-RL | 功能描述:IC MCU 12BIT 1MSPS I2C 40-LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲器容量:4KB（4K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。