- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374039 > ADUC7020 (Analog Devices, Inc.) Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU PDF資料下載
參數(shù)資料
| 型號： | ADUC7020 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU |
| 中文描述： | 精密模擬微控制器的12位模擬I / O，ARM7TDMI的微控制器 |
| 文件頁數(shù)： | 46/80頁 |
| 文件大?。?/td> | 840K |
| 代理商： | ADUC7020 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
ADuC702x Series
Preliminary Technical Data
the Output Control Unit so that the signal appears at the 0H
pin. Following a reset, the three crossover bits are cleared so that
the crossover mode is disabled on all three pairs of
PWM
signals. The PWMEN register also contains six bits (Bits 0 to 5)
that can be used to individually enable or disable each of the six
PWM outputs. If the associated bit of the PWMEN register is
set, the corresponding PWM output is disabled irrespective of
the value of the corresponding duty cycle register. This PWM
output signal will remain in the OFF state as long as the
corresponding enable/disable bit of the PWMEN register is set.
The implementation of this output enable function is
implemented after the crossover function.
Rev. PrB | Page 46 of 80
Following a reset, all six enable bits of the PWMEN register are
cleared so that all PWM outputs are enabled by default. In a
manner identical to the duty cycle registers, the PWMEN is
latched on the rising edge of the PWMSYNC signal so that
changes to this register only become effective at the start of each
PWM cycle in single update mode. In double update mode, the
PWMEN register can also be updated at the midpoint of the
PWM cycle.
In the control of an ECM only two inverter legs are switched at
any time and often the high-side device in one leg must be
switched ON at the same time as the low-side driver in a second
leg. Therefore, by programming identical duty cycles values for
two PWM channels (e.g. PWMCH0 = PWMCH1) and setting
Bit 7 of the PWMEN register to cross over the 1H/1L pair of
PWM signals, it is possible to turn ON the high-side switch of
Phase A and the low-side switch of Phase B at the same time. In
the control of ECM, it is usual for the third inverter leg (Phase
C in this example) to be disabled for a number of PWM cycles.
This function is implemented by disabling both the 2H and 2L
PWM outputs by setting Bits 0 and 1 of the PWMEN register.
This situation is illustrated in Figure 24, where it can be seen
that both the 0H and 1L signals are identical, since PWMCH0 =
PWMCH1 and the crossover bit for phase B is set.
2 x PWMDAT1
2 x PWMDAT1
PWMCH0
= PWMCH1
0H
1L
0L
PWMDAT0
PWMDAT0
1H
2L
2H
PWMCH0
= PWMCH1
Figure 24. Example active LO PWM signals suitable for ECM control,
PWMCH0 = PWMCH1, crossover BH/BL pair and disable 0L, 1H, 2H and 2L
outputs. Operation is in single update mode.
In addition, the other four signals (0L, 1H, 2H and 2L) have
been disabled by setting the appropriate enable/disable bits of
the PWMEN register. For the situation illustrated in Figure 24,
the appropriate value for the PWMEN register is 0x00A7. In
normal ECM operation, each inverter leg is disabled for certain
periods of time so that the PWMEN register is changed based
on the position of the rotor shaft (motor commutation).
Gate Drive Unit
The Gate Drive Unit of the PWM controller adds features that
simplify the design of isolated gate drive circuits for PWM
inverters. If a transformer-coupled power device gate drive
amplifier is used then the active PWM signal must be chopped
at a high frequency. The 10-bit read/write PWMCFG register
allows the programming of this high frequency chopping mode.
The chopped active PWM signals may be required for the high-
side drivers only, for the low-side drivers only or for both the
high-side and low-side switches. Therefore, independent
control of this mode for both high- and low-side switches is
included with two separate control bits in the PWMCFG
register.
Typical PWM output signals with high frequency chopping
enabled on both high-side and low-side signals are shown in
Figure 25. Chopping of the high side PWM outputs (0H, 1H
and 2H) is enabled by setting Bit 8 of the PWMCFG register.
Chopping of the low-side PWM outputs (0L, 1L and 2L) is
enabled by setting Bit 9 of the PWMCFG register. The high
frequency chopping frequency is controlled by the 8-bit word
(GDCLK) placed in Bits 0 to 7 of the PWMCFG register. The
period of this high frequency carrier is:
T
chop
= (4 x (GDCLK + 1)) x t
CORE
and the chopping frequency is therefore an integral subdivision
of the MicroConverter core frequency:
f
chop
= f
CORE
/ (4 x (GDCLK + 1))
The GDCLK value may range from 0 to 255, corresponding to a
programmable chopping frequency rate from 45.9 kHz to 11.75
MHz for a 45 MHz core frequency. The gate drive features
must be programmed before operation of the PWM controller
and typically are not changed during normal operation of the
PWM controller. Following a reset, all bits of the PWMCFG
register are cleared so that high frequency chopping is disabled,
by default.
相關PDF資料 |
PDF描述 |
|---|---|
| ADUC702 | 5 AMP MINIATURE POWER RELAY |
| ADUC814ARU-REEL7 | Circular Connector; MIL SPEC:MIL-DTL-38999 Series I; Body Material:Metal; Series:LJT; No. of Contacts:37; Connector Shell Size:25; Connecting Termination:Crimp; Circular Shell Style:Jam Nut Receptacle; Body Style:Straight RoHS Compliant: No |
| ADUC814BRU | Circular Connector; MIL SPEC:MIL-DTL-38999 Series I; Body Material:Metal; Series:LJT; No. of Contacts:37; Connector Shell Size:25; Connecting Termination:Crimp; Circular Shell Style:Jam Nut Receptacle; Body Style:Straight RoHS Compliant: No |
| ADUC814BRU-REEL | Circular Connector; No. of Contacts:56; Series:LJT07R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:25; Circular Contact Gender:Pin; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:25-4 |
| ADUC814BRU-REEL7 | Circular Connector; No. of Contacts:61; Series:LJT07R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:25; Circular Contact Gender:Pin; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:25-61 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC7020BCP62 | 制造商:Analog Devices 功能描述:FLASH ARM7+5-CH,12-B ADC & 4X12-B DAC IC - Trays |
| ADUC7020BCP62-U1 | 制造商:Analog Devices 功能描述:FLASH ARM7+5-CH,12-B ADC & 4X12-B DAC IC - Trays |
| ADUC7020BCPZ62 | 功能描述:IC MCU FLSH 62K ANLG I/O 40LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標準包裝:60 系列:PSOC® 3 CY8C38xx 核心處理器:8051 芯體尺寸:8-位 速度:67MHz 連通性:EBI/EMI，I²C，LIN，SPI，UART/USART 外圍設備:電容感應，DMA，LCD，POR，PWM，WDT 輸入/輸出數(shù):25 程序存儲器容量:64KB（64K x 8） 程序存儲器類型:閃存 EEPROM 大小:2K x 8 RAM 容量:8K x 8 電壓 - 電源 (Vcc/Vdd):1.71 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 2x20b，D/A 4x8b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFQFN 裸露焊盤 包裝:托盤 |
| ADUC7020BCPZ62I | 功能描述:IC MCU FLSH 62K ANLG I/O 40LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標準包裝:60 系列:PSOC® 3 CY8C38xx 核心處理器:8051 芯體尺寸:8-位 速度:67MHz 連通性:EBI/EMI，I²C，LIN，SPI，UART/USART 外圍設備:電容感應，DMA，LCD，POR，PWM，WDT 輸入/輸出數(shù):25 程序存儲器容量:64KB（64K x 8） 程序存儲器類型:閃存 EEPROM 大小:2K x 8 RAM 容量:8K x 8 電壓 - 電源 (Vcc/Vdd):1.71 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 2x20b，D/A 4x8b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFQFN 裸露焊盤 包裝:托盤 |
| ADUC7020BCPZ62I-RL | 功能描述:IC MCU 12BIT 1MSPS I2C 40-LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標準包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設備:欠壓檢測/復位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲器容量:4KB（4K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復。