- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19389 > ADSP-2105BP-80 (Analog Devices Inc)IC DSP CONTROLLER 16BIT 68PLCC PDF資料下載
參數(shù)資料
| 型號： | ADSP-2105BP-80 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 62/64頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP CONTROLLER 16BIT 68PLCC |
| 標準包裝： | 19 |
| 系列： | ADSP-21xx |
| 類型： | 定點 |
| 接口： | 同步串行端口（SSP） |
| 時鐘速率： | 20MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 3kB |
| 電壓 - 輸入/輸出： | 5.00V |
| 電壓 - 核心： | 5.00V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 68-LCC（J 形引線） |
| 供應商設備封裝： | 68-PLCC（24.23x24.23） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當前第62頁第63頁第64頁
ADSP-21xx
REV. B
–7–
The interrupt force and clear register, IFC, is a write-only
register that contains a force bit and a clear bit for each inter-
rupt (except for level-sensitive interrupts and the ADSP-2111
HIP interrupts—these cannot be forced or cleared in software).
When responding to an interrupt, the ASTAT, MSTAT, and
IMASK status registers are pushed onto the status stack and
the PC counter is loaded with the appropriate vector address.
The status stack is seven levels deep (nine levels deep on the
ADSP-2111) to allow interrupt nesting. The stack is automati-
cally popped when a return from the interrupt instruction is
executed.
Pin Definitions
Table IV (on next page) shows pin definitions for the ADSP-
21xx processors. Any inputs not used must be tied to VDD.
Table III. Interrupt Vector Addresses & Priority
ADSP-2105
Interrupt
Source
Vector Address
RESET
Startup
0x0000
IRQ2
0x0004 (High Priority)
SPORT1 Transmit or IRQ1
0x0010
SPORT1 Receive or IRQ0
0x0014
Timer
0x0018 (Low Priority)
ADSP-2101/2103/2115/216x
Interrupt
Source
Vector Address
RESET
Startup
0x0000
IRQ2
0x0004 (High Priority)
SPORT0 Transmit
0x0008
SPORT0 Receive
0x000C
SPORT1 Transmit or IRQ1
0x0010
SPORT1 Receive or IRQ0
0x0014
Timer
0x0018 (Low Priority)
ADSP-2111
Interrupt
Source
Vector Address
RESET
Startup
0x0000
IRQ2
0x0004 (High Priority)
HIP Write from Host
0x0008
HIP Read to Host
0x000C
SPORT0 Transmit
0x0010
SPORT0 Receive
0x0014
SPORT1 Transmit or IRQ1
0x0018
SPORT1 Receive or IRQ0
0x001C
Timer
0x0020 (Low Priority)
SYSTEM INTERFACE
Figure 3 shows a typical system for the ADSP-2101, ADSP-
2115, or ADSP-2103, with two serial I/O devices, a boot
EPROM, and optional external program and data memory. A
total of 15K words of data memory and 16K words of program
memory is addressable for the ADSP-2101 and ADSP-2103. A
total of 14.5K words of data memory and 15K words of
program memory is addressable for the ADSP-2115.
Figure 4 shows a system diagram for the ADSP-2105, with one
serial I/O device, a boot EPROM, and optional external
program and data memory. A total of 14.5K words of data
memory and 15K words of program memory is addressable for
the ADSP-2105.
Figure 5 shows a system diagram for the ADSP-2111, with two
serial I/O devices, a host processor, a boot EPROM, and
optional external program and data memory. A total of 15K
words of data memory and 16K words of program memory is
addressable.
Programmable wait-state generation allows the processors to
easily interface to slow external memories.
The ADSP-2101, ADSP-2103, ADSP-2115, and ADSP-2111
processors also provide either: one external interrupt (IRQ2)
and two serial ports (SPORT0, SPORT1), or three external
interrupts (IRQ2, IRQ1, IRQ0) and one serial port (SPORT0).
The ADSP-2105 provides either: one external interrupt (IRQ2)
and one serial port (SPORT1), or three external interrupts
(IRQ2, IRQ1, IRQ0) with no serial port.
Clock Signals
The ADSP-21xx processors’ CLKIN input may be driven by a
crystal or by a TTL-compatible external clock signal. The
CLKIN input may not be halted or changed in frequency during
operation, nor operated below the specified low frequency limit.
If an external clock is used, it should be a TTL-compatible
signal running at the instruction rate. The signal should be
connected to the processor’s CLKIN input; in this case, the
XTAL input must be left unconnected.
Because the ADSP-21xx processors include an on-chip oscilla-
tor circuit, an external crystal may also be used. The crystal
should be connected across the CLKIN and XTAL pins, with
two capacitors connected as shown in Figure 2. A parallel-
resonant, fundamental frequency, microprocessor-grade crystal
should be used.
Figure 2. External Crystal Connections
CLKIN
CLKOUT
XTAL
ADSP-21xx
相關PDF資料 |
PDF描述 |
|---|---|
| ADSP-BF542MBBCZ-5M | IC DSP 16BIT 533MHZ MDDR 400CBGA |
| ADSP-BF525KBCZ-5C2 | IC DSP CTRLR 16B W/CODEC 289BGA |
| ADSP-21266SKBCZ-2D | IC DSP 32BIT 200MHZ 136-CSPBGA |
| SWS600L-48 | POWER SUPPLY 48V SGL OUTPUT |
| DS75LXU+T&R | IC THERMOMETER/STAT DIG 8-UMAX |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-2105BP-80REEL | 制造商:Analog Devices 功能描述:DSP FIX PT 16BIT 20MHZ 20MIPS - Tape and Reel |
| ADSP-2105BPZ-80 | 功能描述:IC DSP CONTROLLER 16BIT 68PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:ADSP-21xx 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應商設備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-2105BPZ-80 | 制造商:Analog Devices 功能描述:IC 16-BIT MICROCOMPUTER |
| ADSP-2105BPZ-80RL | 制造商:Analog Devices 功能描述: |
| ADSP-2105KP-40 | 制造商:Analog Devices 功能描述:Digital Signal Processor, 16 Bit, 68 Pin, Plastic, PLCC |
發(fā)布緊急采購，3分鐘左右您將得到回復。