- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2064 > ADDI7100BCPZRL (Analog Devices Inc)IC PROCESSOR CCD SIGNAL7 32LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADDI7100BCPZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/20頁 |
| 文件大小： | 0K |
| 描述： | IC PROCESSOR CCD SIGNAL7 32LFCSP |
| 標準包裝： | 5,000 |
| 類型： | CCD 信號處理器，12 位 |
| 應用： | 數(shù)碼相機 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 32-LFCSP-VQ（5x5） |
| 包裝： | 帶卷 (TR) |
ADDI7100
Rev. C | Page 5 of 20
TIMING SPECIFICATIONS
Table 4.
Parameter
Symbol
Min
Typ
Max
Unit
SAMPLE CLOCKS
DATACLK, SHP, SHD Clock Period
tCONV
22
ns
DATACLK High/Low Pulse Width
tADC
9
11
ns
SHP Pulse Width
tSHP
5.5
ns
SHD Pulse Width
tSHD
5.5
ns
CLPOB Pulse Width1
2
20
Pixels
SHP Rising Edge to SHD Falling Edge
tS3
5.5
ns
SHP Rising Edge to SHD Rising Edge
tS1
9
11
tCONV tS2
ns
SHD Rising Edge to SHP Rising Edge
tS2
9
11
tCONV tS1
ns
SHD Rising Edge to SHP Falling Edge
tS4
ns
Internal Clock Delay
tID
4
ns
DATA OUTPUTS
Output Delay
tOD
15
ns
Pipeline Delay
15
Cycles
SERIAL INTERFACE
Maximum SCK Frequency (Must Not Exceed Pixel Rate)
fSCLK
40
MHz
SL to SCK Setup Time
tLS
10
ns
SCK to SL Hold Time
tLH
10
ns
SDATA Valid to SCK Rising Edge Setup
tDS
10
ns
SCK Rising Edge to SDATA Valid Hold
tDH
10
ns
1 Minimum CLPOB pulse width is for functional operation only. Wider typical pulses are recommended to achieve low noise clamp performance.
Timing Diagrams
PIXEL N
PIXEL
N + 1
PIXEL
N + 2
PIXEL
N + 14
PIXEL
N + 15
tOD
tS3
tS4
tID
N – 15
N – 14
N – 13
N – 1
N
NOTES
1. RECOMMENDED PLACEMENT FOR DATACLK RISING (ACTIVE) EDGE IS NEAR THE SHP OR SHD RISING
(ACTIVE) EDGE. THE BEST LOCATION FOR LOWEST NOISE WILL BE SYSTEM DEPENDENT.
2. CCD SIGNAL IS SAMPLED AT SHP AND SHD RISING EDGES.
SHP
SHD
DATACLK
OUTPUT
DATA
CCD
SIGNAL
(CCDIN)
tS1
tCONV
tS2
07
60
8-
0
12
Figure 3. CCD Sampling Timing (Default Polarity Settings)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADDI9023BBCZ | IC DRVR CCD VERT 12CH 40CSPBGA |
| ADG3123BRUZ-REEL7 | IC LEVEL TRANSLATOR 8CH 20-TSSOP |
| ADG3231BRJ-REEL7 | IC SW LLT 1.65/3.6 LV SOT23-6 |
| ADG3232BRJ-REEL7 | IC SW LLT 1.65/3.6 LV SOT23-8 |
| ADG3233BRM-REEL | IC SW LLT 1.65/3.6V BYPASS 8MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADDI9000BBCZRL | 制造商:Analog Devices 功能描述: |
| ADDI9000BCBZRL | 制造商:Analog Devices 功能描述:DRIVER |
| ADDI9000XCBZ | |
| ADDI9001BBCZ | 制造商:Analog Devices 功能描述: |
| ADDI9001BBCZRL | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。