參數資料
型號: ADAU1461WBCPZ
廠商: Analog Devices Inc
文件頁數: 73/88頁
文件大?。?/td> 0K
描述: IC SIGMADSP 24BIT 96KHZ PLL 32
標準包裝: 1
系列: SigmaDSP®
類型: 音頻處理器
應用: 車載音頻
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
供應商設備封裝: 32-LFCSP-VQ
包裝: 托盤
ADAU1461
Rev. 0 | Page 75 of 88
R42: Jack Detect Pin Control, 16,433 (0x4031)
With IOVDD set to 3.3 V, the low and high drive strengths of the JACKDET/MICIN pin are approximately 2.0 mA and 4.0 mA, respectively.
The optional pull-up/pull-down resistors are nominally 250 kΩ. When enabled, these pull-up/pull-down resistors set the input signals to
a defined state when the signal source becomes three-state.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reserved
JDSTR
Reserved
JDP[1:0]
Reserved
Table 74. Jack Detect Pin Control Register
Bits
Bit Name
Description
5
JDSTR
JACKDET/MICIN pin drive strength.
0 = low (default).
1 = high.
[3:2]
JDP[1:0]
JACKDET/MICIN pad pull-up/pull-down configuration.
Setting
Configuration
00
Pull-up
01
Reserved
10
None (default)
11
Pull-down
R67: Dejitter Control, 16,438 (0x4036)
The dejitter control register allows the size of the dejitter window to be set, and also allows all dejitter circuits in the device to be activated or
bypassed. Dejitter circuits protect against duplicate samples or skipped samples due to jitter from the serial ports in slave mode. Disabling
and reenabling certain subsystems in the device—that is, the ADCs, serial ports, SigmaDSP core, and DACs—during operation can cause
the associated dejitter circuits to fail. As a result, audio data fails to be output to the next subsystem in the device.
When the serial ports are in master mode, the dejitter circuit can be bypassed by setting the dejitter window to 0. When the serial ports
are in slave mode, the dejitter circuit can be reinitialized prior to outputting audio from the device, guaranteeing that audio is output to
the next subsystem in the device. Any time that audio must pass through the ADCs, serial port, sound engine/DSP core, or DACs, the
dejitter circuit can be bypassed and reset by setting the dejitter window size to 0. In this way, the dejitter circuit can be immediately
reactivated, without a wait period, by setting the dejitter window size to the default value of 3.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
DEJIT[7:0]
Table 75. Dejitter Control Register
Bits
Bit Name
Description
[7:0]
DEJIT[7:0]
Dejitter window size.
Window Size
Core Clock Cycles
00000000
0
00000011
3 (default)
00000101
5
相關PDF資料
PDF描述
VI-B6R-MY CONVERTER MOD DC/DC 7.5V 50W
LTC1417ACGN#TR IC ADC 14BIT 400KSPS SMPL 16SSOP
VI-B6M-MY CONVERTER MOD DC/DC 10V 50W
VI-B6H-MY CONVERTER MOD DC/DC 52V 50W
VI-B6F-MY CONVERTER MOD DC/DC 72V 50W
相關代理商/技術參數
參數描述
ADAU1461WBCPZ-R7 功能描述:IC SIGMADSP 24BIT 96KHZ PLL 32 RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關文件:STA321 View All Specifications 標準包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應用:數字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應商設備封裝:64-LQFP EP(10x10) 包裝:Digi-Reel® 其它名稱:497-11050-6
ADAU1461WBCPZ-RL 功能描述:IC SIGMADSP 24BIT 96KHZ PLL 32 RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關文件:STA321 View All Specifications 標準包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應用:數字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應商設備封裝:64-LQFP EP(10x10) 包裝:Digi-Reel® 其它名稱:497-11050-6
ADAU1462WBCPZ150 功能描述:32BIT SIGMADSP AUDIO 16K/48K 制造商:analog devices inc. 系列:* 包裝:管件 零件狀態(tài):在售 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤,CSP 供應商器件封裝:72-LFCSP(10x10) 標準包裝:1
ADAU1462WBCPZ150RL 功能描述:32BIT SIGMADSP AUDIO 16K/48K 制造商:analog devices inc. 系列:* 包裝:帶卷(TR) 零件狀態(tài):在售 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤,CSP 供應商器件封裝:72-LFCSP(10x10) 標準包裝:2,000
ADAU1462WBCPZ300 功能描述:32BIT SIGMADSP AUDIO 16K/48K 制造商:analog devices inc. 系列:* 包裝:管件 零件狀態(tài):在售 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤,CSP 供應商器件封裝:72-LFCSP(10x10) 標準包裝:1