參數(shù)資料
型號: ADAU1461WBCPZ
廠商: Analog Devices Inc
文件頁數(shù): 39/88頁
文件大?。?/td> 0K
描述: IC SIGMADSP 24BIT 96KHZ PLL 32
標(biāo)準(zhǔn)包裝: 1
系列: SigmaDSP®
類型: 音頻處理器
應(yīng)用: 車載音頻
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 32-LFCSP-VQ
包裝: 托盤
ADAU1461
Rev. 0 | Page 44 of 88
NUMERIC FORMATS
DSP systems commonly use a standard numeric format.
Fractional numeric systems are specified by an A.B format,
where A is the number of bits to the left of the decimal point
and B is the number of bits to the right of the decimal point.
The ADAU1461 uses numeric format 5.23 for both the
parameter and data values.
Numeric Format 5.23
Linear range: 16.0 to (+16.0 1 LSB)
Examples:
1000 0000 0000 0000 0000 0000 0000 = 16.0
1110 0000 0000 0000 0000 0000 0000 = 4.0
1111 1000 0000 0000 0000 0000 0000 = 1.0
1111 1110 0000 0000 0000 0000 0000 = 0.25
1111 1111 0011 0011 0011 0011 0011 = 0.1
1111 1111 1111 1111 1111 1111 1111 = (1 LSB below 0)
0000 0000 0000 0000 0000 0000 0000 = 0
0000 0000 1100 1100 1100 1100 1101 = 0.1
0000 0010 0000 0000 0000 0000 0000 = 0.25
0000 1000 0000 0000 0000 0000 0000 = 1.0
0010 0000 0000 0000 0000 0000 0000 = 4.0
0111 1111 1111 1111 1111 1111 1111 = (16.0 1 LSB)
The serial port accepts up to 24 bits on the input and is sign-
extended to the full 28 bits of the DSP core. This allows internal
gains of up to 24 dB without internal clipping.
A digital clipper circuit is used between the output of the DSP
core and the DACs or serial port outputs (see Figure 68). This
circuit clips the top four bits of the signal to produce a 24-bit
output with a range of 1.0 (minus 1 LSB) to 1.0. Figure 68
shows the maximum signal levels at each point in the data flow
in both binary and decibel levels.
4-BIT SIGN EXTENSION
DATA IN
1.23
(0dB)
1.23
(0dB)
1.23
(0dB)
5.23
(24dB)
5.23
(24dB)
SERIAL
PORT
SIGNAL
PROCESSING
(5.23 FORMAT)
DIGITAL
CLIPPER
089
14
-0
68
Figure 68. Numeric Precision and Clipping Structure
PROGRAMMING
On power-up, the ADAU1461 must be configured with a clock-
ing scheme and then loaded with register settings. After the codec
signal path is set up, the DSP core can be programmed. There
are 1024 instruction cycles per audio sample, resulting in an
internal clock rate of 49.152 MHz when fS = 48 kHz.
The part can be programmed easily using SigmaStudio, a graphical
tool provided by Analog Devices (see Figure 69). No knowledge
of writing line-level DSP code is required. More information
about SigmaStudio can be found at www.analog.com.
0
8914-
069
Figure 69. SigmaStudio Screen Shot
相關(guān)PDF資料
PDF描述
VI-B6R-MY CONVERTER MOD DC/DC 7.5V 50W
LTC1417ACGN#TR IC ADC 14BIT 400KSPS SMPL 16SSOP
VI-B6M-MY CONVERTER MOD DC/DC 10V 50W
VI-B6H-MY CONVERTER MOD DC/DC 52V 50W
VI-B6F-MY CONVERTER MOD DC/DC 72V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAU1461WBCPZ-R7 功能描述:IC SIGMADSP 24BIT 96KHZ PLL 32 RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP(10x10) 包裝:Digi-Reel® 其它名稱:497-11050-6
ADAU1461WBCPZ-RL 功能描述:IC SIGMADSP 24BIT 96KHZ PLL 32 RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP(10x10) 包裝:Digi-Reel® 其它名稱:497-11050-6
ADAU1462WBCPZ150 功能描述:32BIT SIGMADSP AUDIO 16K/48K 制造商:analog devices inc. 系列:* 包裝:管件 零件狀態(tài):在售 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤,CSP 供應(yīng)商器件封裝:72-LFCSP(10x10) 標(biāo)準(zhǔn)包裝:1
ADAU1462WBCPZ150RL 功能描述:32BIT SIGMADSP AUDIO 16K/48K 制造商:analog devices inc. 系列:* 包裝:帶卷(TR) 零件狀態(tài):在售 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤,CSP 供應(yīng)商器件封裝:72-LFCSP(10x10) 標(biāo)準(zhǔn)包裝:2,000
ADAU1462WBCPZ300 功能描述:32BIT SIGMADSP AUDIO 16K/48K 制造商:analog devices inc. 系列:* 包裝:管件 零件狀態(tài):在售 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤,CSP 供應(yīng)商器件封裝:72-LFCSP(10x10) 標(biāo)準(zhǔn)包裝:1