- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373972 > AD9985KSTZ-140 (ANALOG DEVICES INC) 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays PDF資料下載
參數(shù)資料
| 型號： | AD9985KSTZ-140 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 其它接口 |
| 英文描述： | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| 中文描述： | SPECIALTY INTERFACE CIRCUIT, PQFP80 |
| 封裝： | LEAD FREE, MS-026BEC, LQFP-80 |
| 文件頁數(shù)： | 24/32頁 |
| 文件大?。?/td> | 349K |
| 代理商： | AD9985KSTZ-140 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD9985
Table 33. Detected Hsync Input Polarity Status
Hsync Polarity
Status
0
Negative
1
Positive
Rev. 0 | Page 24 of 32
Result
14
4
Vsync Detect
This bit is used to indicate when activity is detected on
the Vsync input pin (Pin 31). If Vsync is held steady
high or low, activity will not be detected.
Table 34. Vsync Detection Results
Detect
Function
0
No Activity Detected
1
Activity Detected
The Sync Processing Block Diagram (Figure 14) shows
where this function is implemented.
14
3
This bit indicates which Vsync source is being used:
the Vsync input or output from the sync separator.
Bit 4 in this register determines which is active. If both
Vsync and SOG are detected, the user can determine
which has priority via Bit 0 in Register 0EH. The user
can override this function via Bit 1 in Register 0EH. If
the override bit is set to Logic 1, this bit will be forced
to whatever the state of Bit 0 in Register 0EH is set to.
Table 35. Active Vsync Results
Bit 4, Reg 14H
Bit 1, Reg 0EH
(Vsync Detect)
(Override)
1
0
0
0
X
1
AVS – Active Vsync
AVS
0
1
Bit 0 in 0EH
AVS = 0 means Vsync input.
AVS = 1 means Sync separator.
The override bit is in Register 0EH, Bit 1.
14
2
This bit reports the status of the Vsync output polarity
detection circuit. It can be used to determine the
polarity of the Vsync output. The detection circuit’s
location is shown in the Sync Processing Block
Diagram (Figure 14).
Table 36. Detected Vsync Output Polarity Status
Vsync Polarity Status Result
0
Active Low
1
Active High
Detected Vsync Output Polarity Status
14
1
This bit is used to indicate when sync activity is
detected on the Sync-on-Green input pin (Pin 49).
Sync-on-Green Detect
Table 37. Sync-on-Green Detection Results
Detect
Function
0
No Activity Detected
1
Activity Detected
The Sync Processing Block Diagram (Figure 14) shows
where this function is implemented.
14
0
This bit reports the status of the Coast input polarity
detection circuit. It can be used to determine the
polarity of the Coast input. The detection circuit’s
location is shown in the Sync Processing Block
Diagram (Figure 14).
Table 38. Detected Coast Input Polarity Status
Polarity Status
Result
0
Coast Polarity Negative
1
Coast Polarity Positive
Detected Coast Polarity Status
This indicates that Bit 1 of Register 5 is the 4:2:2
output mode select bit.
15
1
This bit configures the output data in 4:2:2 mode. This
mode can be used to reduce the number of data lines
used from 24 down to 16 for applications using YUV,
YCbCr, or YPbPr graphics signals. A timing diagram
for this mode is shown in Figure 11.
4:2:2 Output Mode Select
Recommended input and output configurations are
shown in Table 39.
Table 39. 4:2:2 Output Mode Select
Select
Output Mode
0
4:2:2
1
4:4:4
Table 40. 4:2:2 Input/Output Configuration
Input
Channel
Connection
Red
V
Green
Y
Blue
U
Output Format
U/V
Y
High Impedance
19
7:0
Red Target Code
This specifies the targeted value of the final offset for
the Red channel when auto offset is employed
(Register 0x1D Bit 7 = 1). Default is 4.
1A
7:0
Green Target Code
This specifies the targeted value of the final offset for
the Green channel when auto offset is employed
(Register 0x1D Bit 7 = 1). Default is 4.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9990 | Dual Channel, 14-Bit CCD Signal Processor with V-Driver and Precision Timing |
| AD9991KCPRL | 10-Bit CCD Signal Processor with Precision Timing Generator |
| AD9991KCP | 10-Bit CCD Signal Processor with Precision Timing Generator |
| AD9991 | 10-Bit CCD Signal Processor with Precision Timing Generator |
| AD9992 | 12-Bit CCD Signal Processor with Precision Timing Generator |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9990 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Channel, 14-Bit CCD Signal Processor with V-Driver and Precision Timing |
| AD9990BBCZ | 功能描述:IC CCD SGNL PROCESSOR 112CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD9990BBCZRL | 功能描述:IC CCD SGNL PROCESSOR 112CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD9991 | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit CCD Signal Processor with Precision Timing Generator |
| AD9991KCP | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 56-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。