- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373972 > AD9985KSTZ-140 (ANALOG DEVICES INC) 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays PDF資料下載
參數(shù)資料
| 型號： | AD9985KSTZ-140 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 其它接口 |
| 英文描述： | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| 中文描述： | SPECIALTY INTERFACE CIRCUIT, PQFP80 |
| 封裝： | LEAD FREE, MS-026BEC, LQFP-80 |
| 文件頁數(shù)： | 22/32頁 |
| 文件大?。?/td> | 349K |
| 代理商： | AD9985KSTZ-140 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD9985
0F
Rev. 0 | Page 22 of 32
7
This bit determines the source of clamp timing.
Table 21. Clamp Input Signal Source Settings
Clamp Function
Function
0
Internally Generated Clamp Signal
1
Externally Provided Clamp Signal
Clamp Input Signal Source
A 0 enables the clamp timing circuitry controlled by
clamp placement and clamp duration. The clamp
position and duration is counted from the leading
edge of Hsync.
A 1 enables the external CLAMP input pin. The three
channels are clamped when the CLAMP signal is
active. The polarity of CLAMP is determined by the
Clamp Polarity bit (Register 0FH, Bit 6).
The power-up default value is Clamp Function = 0.
0F
6
This bit determines the polarity of the externally
provided CLAMP signal.
Table 22. Clamp Input Signal Polarity Settings
Clamp Function
Function
1
Active Low
0
Active High
Clamp Input Signal Polarity
Logic 1 means that the circuit will clamp when
CLAMP is low, and it will pass the signal to the ADC
when CLAMP is high.
Logic 0 means that the circuit will clamp when
CLAMP is high, and it will pass the signal to the ADC
when CLAMP is low.
The power-up default value is Clamp Polarity = 1.
0F
5
This bit is used to select the active Coast source. The
choices are the Coast Input pin or Vsync. If Vsync is
selected, the additional decision of using the Vsync
input pin or the output from the sync separator needs
to be made (Register 0E, Bits 1, 0).
Table 23. Power-Down Settings
Select
Result
0
Coast Input Pin
1
Vsync (See above Text)
Coast Select
0F
4
This register is used to override the internal circuitry
that determines the polarity of the Coast signal going
into the PLL.
Table 24. Coast Input Polarity Override Settings
Override Bit
Result
0
Determined by Chip
1
Determined by User
Coast Input Polarity Override
The default for coast polarity override is 0.
0F
3
This bit indicates the polarity of the Coast signal that
is applied to the PLL COAST input.
Table 25. Coast Input Polarity Settings
Coast Polarity
Function
0
Active Low
1
Active High
Coast Input Polarity
Active Low means that the clock generator will ignore
Hsync inputs when Coast is low, and continue
operating at the same nominal frequency until Coast
goes high.
Active High means that the clock generator will ignore
Hsync inputs when Coast is high, and continue
operating at the same nominal frequency until Coast
goes low.
This function needs to be used along with the Coast
Polarity Override bit (Bit 4).
The power-up default value is 1.
0F
2
This bit is used to either allow or disallow the low
power mode. The low power mode (Seek Mode)
occurs when there are no signals on any of the Sync
inputs.
Table 26. Seek Mode Override Settings
Select
Result
1
Allow Seek Mode
0
Disallow Seek Mode
Seek Mode Override
The default for this register is 1.
0F
1
This bit is used to put the chip in full power-down. See
the Power Management section for details of which
blocks are powered down.
Table 27. Power-Down Settings
Select
Result
0
Power-Down
1
Normal Operation
PWRDN
10
7-3
This register allows the comparator threshold of the
Sync-on-Green slicer to be adjusted. This register
adjusts it in steps of 10 mV, with the minimum setting
equaling 10 mV (11111) and the maximum setting
equaling 330 mV (00000).
Sync-on-Green Slicer Threshold
The default setting is 23, which corresponds to a
threshold value of 100 mV; for a threshold of 150 mV,
the setting should be 18.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9990 | Dual Channel, 14-Bit CCD Signal Processor with V-Driver and Precision Timing |
| AD9991KCPRL | 10-Bit CCD Signal Processor with Precision Timing Generator |
| AD9991KCP | 10-Bit CCD Signal Processor with Precision Timing Generator |
| AD9991 | 10-Bit CCD Signal Processor with Precision Timing Generator |
| AD9992 | 12-Bit CCD Signal Processor with Precision Timing Generator |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9990 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Channel, 14-Bit CCD Signal Processor with V-Driver and Precision Timing |
| AD9990BBCZ | 功能描述:IC CCD SGNL PROCESSOR 112CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD9990BBCZRL | 功能描述:IC CCD SGNL PROCESSOR 112CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD9991 | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit CCD Signal Processor with Precision Timing Generator |
| AD9991KCP | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 56-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。