參數(shù)資料
型號(hào)： AD9956
廠商： Analog Devices, Inc.
英文描述： 2.7 GHz DDS-Based AgileRF
中文描述： 2.7千兆赫基于DDS的AgileRF
文件頁(yè)數(shù)： 18/32頁(yè)
文件大?。?/td> 805K
代理商： AD9956
AD9956
GENERAL DESCRIPTION
DDS CORE
The DDS can create digital phase relationships by clocking a
48-bit accumulator. The incremental value loaded into the
accumulator, known as the frequency tuning word, controls the
overflow rate of the accumulator. Similar to a sine wave com-
pleting a 2π radian revolution, the overflow of the accumulator
is cyclical in nature and generates a base frequency according to
the following equation.
Rev. 0 | Page 18 of 32
48
2
)
(
s
f
o
FTW
f
×
=
2
0
47
≤
≤
FTW
The instantaneous phase of the sine wave is, therefore, the out-
put of the phase accumulator block. This signal can be phase-
offset by programming an additive digital phase added to each
and every phase sample coming out of the accumulator.
These instantaneous phase values are then piped through a
phase-to-amplitude conversion (sometimes called an angle-
to-amplitude conversion or AAC) block. This algorithm follows
a COS(x) relationship where
x
is the phase coming out of the
phase offset block, normalized to 2π.
Finally, the amplitude words are piped to a 14-bit DAC. Because
the DAC is a sampled data system, the output is a reconstructed
sine wave that needs to be filtered to take high frequency
images out of the spectrum. The DAC is a current-steering
DAC that is AVDD referenced. To get a measurable voltage
output, the DAC outputs must terminate through a load resistor
to AVDD, typically 50 . At positive full scale, IOUT sinks no
current and the voltage drop across the load resistor is zero.
However, the IOUT output sinks the DAC’s programmed full-
scale output current, causing the maximum output voltage to
drop across the load resistor. At negative full-scale, the situation
is reversed and IOUT sinks the full-scale current (and generates
the maximum drop across the load resistor). At the same time,
IOUT sinks no current (and generates no voltage drop). At
midscale, the outputs sink equal amounts of current, generating
equal voltage drops.
PLL CIRCUITRY
The AD9956 includes an RF divider (divide-by-R), a phase
frequency detector, and a programmable output current charge
pump. Incorporating these blocks together, users can generate
many useful circuits for frequency synthesis. A few simple
examples are shown in the Typical Application Circuits.
The RF divider accepts differential or single-ended signals up to
2.7 GHz. The RF divider also supplies the SYSCLK input to the
DDS. Because the DDS operates up to only 400 MSPS, device
function requires that for any RF input signal > 400 MHz, the
RF divider be engaged. The RF divider can be programmed to
take values of 1, 2, 4, or 8. The ratio for the divider is pro-
grammed in the control register. The output of the divider can
be routed to the input of the on-chip CML driver. For lower
frequency input signals, it is possible to use the divider to divide
the input signal to the CML driver and use the undivided input
of the divider as the SYSCLK input to the DDS, or vice versa. In
all cases, the clock to the DDS should not exceed 400 MSPS.
The on-chip phase frequency detector has two differential
inputs, PLLREF (the reference input) and PLLOSC (the feed-
back or oscillator input). These differential inputs can be driven
by single-ended signals; however, when doing so, tie the unused
input through a 100 pF capacitor to the analog supply (AVDD).
The maximum speed of the phase frequency detector inputs is
200 MHz. Each of the inputs has a buffer and a divider (÷M on
PLLREF and ÷N on PLLOSC) that operates at up to 655 MHz.
If the signal exceeds 200 MHz, however, the divider must be
used. The dividers are programmed through the control registers
and take any integer value between 1 and 16.
The PLLREF input also has the option of engaging an in-line
oscillator circuit. Engaging this circuit means that the PLLREF
input can be driven with a crystal in the of 20 MHz ≤ PLLREF ≤
30 MHz range.
The charge pump outputs a current in response to an error
signal generated in the phase frequency detector. The output
current is programmed through by placing a resistor (CP_R
SET
)
from the CP_RSET pin to ground. The value is dictated by the
following equation:
SET
CP_R
CP_OUT
1.55
=
This sets the charge pump’s reference output current. Also, a
programmable scaler multiplies this base value by any integer
from 1 to 8, programmable through the CP current scale bits in
the Control Function Register 2, CFR2<2:0>.
相關(guān)PDF資料
PDF描述
AD9956YCPZ-REEL1 2.7 GHz DDS-Based AgileRF
AD9956YCPZ1 2.7 GHz DDS-Based AgileRF
AD9957 1 GSPS Quadrature Digital Upconverter with 18-Bit IQ Data Path and 14-Bit DAC
AD9957BSVZ 1 GSPS Quadrature Digital Upconverter with 18-Bit IQ Data Path and 14-Bit DAC
AD9957BSVZ-REEL 1 GSPS Quadrature Digital Upconverter with 18-Bit IQ Data Path and 14-Bit DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9956/PCB 制造商:Analog Devices 功能描述:Evaluation Board For AD9956, 2.7 GHz DDS-Based AgileRF Synthesizer 制造商:Analog Devices 功能描述:EVAL BD FOR AD9956, 2.7 GHZ DDS-BASED AGILERF SYNTHESIZER - Trays 制造商:Rochester Electronics LLC 功能描述:400 MSPS 14 BIT DDS EVAL BD. - Bulk
AD9956/PCBZ 功能描述:BOARD EVAL FOR AD9956 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:AgileRF™ 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源
AD9956-VCO/PCB 制造商:Analog Devices 功能描述:EVAL BD FOR AD9956, 2.7 GHZ DDS-BASED AGILERF SYNTHESIZER - Trays 制造商:Analog Devices 功能描述:EVAL CARD ((NS))
AD9956-VCO/PCBZ 功能描述:BOARD EVAL 14BIT 1.8V 48LFCSP RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:AgileRF™ 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源
AD9956XCPZ 制造商:Analog Devices 功能描述:DGTL SYNTHESIZER 48LFCSP EP - Tape and Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*