- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373972 > AD9956 (Analog Devices, Inc.) 2.7 GHz DDS-Based AgileRF PDF資料下載
參數(shù)資料
| 型號： | AD9956 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 2.7 GHz DDS-Based AgileRF |
| 中文描述： | 2.7千兆赫基于DDS的AgileRF |
| 文件頁數(shù)： | 12/32頁 |
| 文件大?。?/td> | 805K |
| 代理商： | AD9956 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD9956
Table 3. 48-Lead LFCSP Pin Function Description
Pin No.
Mnemonic
1, 3, 8, 26, 30,
34, 37, 43, 49
2, 4, 7, 27, 31,
38, 44, 48
5
IOUT
6
IOUT
9
I/O_RESET
Rev. 0 | Page 12 of 32
Description
Analog Ground.
AGND
AVDD
Analog Core Supply (1.8 V).
DAC Analog Output.
DAC Analog Complementary Output.
Resets the serial port when synchronization is lost in communications but does not reset the de-
vice itself (ACTIVE HIGH). When not being used, this pin should be forced low, because it floats to
the threshold value.
Master RESET. Clears all accumulators and returns all registers to their default values (ACTIVE
HIGH).
Digital Core Supply (1.8 V).
Digital Ground.
Serial Data Output. Used only when device is programmed for 3-wire serial data mode.
Serial Data I/O. When the part is programmed for 3-wire serial data mode, this is input only; in
2-wire mode, it serves as both the input and output.
Serial Data Clock. Provides the clock signal for the serial data port.
Active Low Signal That Enables Shared Serial Busses. When brought high, the serial port ignores
the serial data clocks.
Digital Interface Supply (3.3 V).
Synchronization Clock Output.
Bidirectional Dual Function Pin. Depending on device programming, it is either the DDS’ synchro-
nization input (allows alignment of multiple subclocks) or the PLL lock detect output signal.
This input pin, when set high, transfers the data from the I/O buffers to the internal registers on the
rising edge of the internal SYNC_CLK, which can be observed on SYNC_OUT.
Profile Select Pins. Specify one of eight frequency tuning word/phase offset word profiles. In linear
sweep mode, PS0 determines the state of the sweep. In linear sweep no dwell mode, PS0 is a trig-
ger that initiates the sweep. PS1 and PS2 have no function during linear sweep mode or linear
sweep no dwell mode.
RF Divider and DDS REFCLK Complementary Input.
RF Divider and DDS REFCLK Input.
CML Driver Complementary Output.
CML Driver Output.
Charge Pump Supply Pin (3.3 V). To minimize noise on the charge pump, isolate this supply from
DVDD_I/O.
Charge Pump Output.
Phase Frequency Detector Reference Input.
Phase Frequency Detector Reference Complementary Input.
Phase Frequency Detector Oscillator (Feedback) Complementary Input.
Phase Frequency Detector Oscillator (Feedback) Input.
Charge Pump Current Set (Program Charge Pump Current with a Resistor to AGND).
CML Driver Output Current Set (Program CML Output Current with a Resistor to AGND).
DAC Output Current Set (Program DAC Output Current with a Resistor to AGND).
10
RESET
11, 25
12, 24
13
14
DVDD
DGND
SDO
SDI/O
15
16
SCLK
CS
17
18
19
DVDD_I/O
SYNC_OUT
PLL_LOCK/SYNC_IN
20
I/O_UPDATE
21 to 23
PS0 to PS2
28
29
32
33
35
REFCLK
REFCLK
DRV
DRV
CP_VDD
36
39
40
41
42
45
46
47
CP_OUT
PLLREF
PLLREF
PLLOSC
PLLOSC
CP_RSET
DRV_RSET
DAC_RSET
Note that the exposed paddle on this package is an electrical connection (Pin 49) as well as a thermal enhancement. In order for the
device to function properly, the paddle MUST be attached to analog ground.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9956YCPZ-REEL1 | 2.7 GHz DDS-Based AgileRF |
| AD9956YCPZ1 | 2.7 GHz DDS-Based AgileRF |
| AD9957 | 1 GSPS Quadrature Digital Upconverter with 18-Bit IQ Data Path and 14-Bit DAC |
| AD9957BSVZ | 1 GSPS Quadrature Digital Upconverter with 18-Bit IQ Data Path and 14-Bit DAC |
| AD9957BSVZ-REEL | 1 GSPS Quadrature Digital Upconverter with 18-Bit IQ Data Path and 14-Bit DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9956/PCB | 制造商:Analog Devices 功能描述:Evaluation Board For AD9956, 2.7 GHz DDS-Based AgileRF Synthesizer 制造商:Analog Devices 功能描述:EVAL BD FOR AD9956, 2.7 GHZ DDS-BASED AGILERF SYNTHESIZER - Trays 制造商:Rochester Electronics LLC 功能描述:400 MSPS 14 BIT DDS EVAL BD. - Bulk |
| AD9956/PCBZ | 功能描述:BOARD EVAL FOR AD9956 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:AgileRF™ 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9956-VCO/PCB | 制造商:Analog Devices 功能描述:EVAL BD FOR AD9956, 2.7 GHZ DDS-BASED AGILERF SYNTHESIZER - Trays 制造商:Analog Devices 功能描述:EVAL CARD ((NS)) |
| AD9956-VCO/PCBZ | 功能描述:BOARD EVAL 14BIT 1.8V 48LFCSP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:AgileRF™ 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9956XCPZ | 制造商:Analog Devices 功能描述:DGTL SYNTHESIZER 48LFCSP EP - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。