- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375249 > AD9948KCPZ (ANALOG DEVICES INC) 10-Bit CCD Signal Processor with Precision Timing⑩ Core PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9948KCPZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | 10-Bit CCD Signal Processor with Precision Timing⑩ Core |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, QCC40 |
| 封裝： | 6 X 6 MM, MO-220-VJJD-2, LFCSP-40 |
| 文件頁(yè)數(shù)： | 20/28頁(yè) |
| 文件大小： | 436K |
| 代理商： | AD9948KCPZ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
REV. 0
–20–
AD9948
6dB ~ 42dB
CCDIN
DIGITAL
FILTER
CLPOB
DC RESTORE
OPTICAL BLACK
CLAMP
10-BIT
ADC
VGA
DAC
CLAMP LEVEL
REGISTER
8
VGA GAIN
REGISTER
CDS
INTERNAL
V
REF
2V FULL SCALE
0dB ~ 18dB
10
PRECISION
TIMING
GENERATION
SHP
SHD
PxGA
1.5V
OUTPUT
DATA
LATCH
REFT
REFB
DOUT
PHASE
V-H
TIMING
GENERATION
SHP SHD
DOUT
PHASE
CLPOB
PBLK
PBLK
1.0V
2.0V
DOUT
AD9948
PxGA GAIN
REGISTERS
0dB, –2dB, –4dB
1.0 F 1.0 F
1.0 F
Figure 15. Analog Front End Functional Block Diagram
ANALOG FRONT END DESCRIPTION AND OPERATION
The AD9948 signal processing chain is shown in Figure 15. Each
processing step is essential in achieving a high quality image from
the raw CCD pixel data.
DC Restore
To reduce the large dc offset of the CCD output signal,
a dc restore circuit is used with an external 0.1
μ
F series cou-
pling capacitor. This restores the dc level of the CCD signal to
approximately 1.5 V to be compatible with the 3 V supply voltage
of the AD9948.
Correlated Double Sampler
The CDS circuit samples each CCD pixel twice to extract the
video information and reject low frequency noise. The timing
shown in Figure 5 illustrates how the two internally generated
CDS clocks, SHP and SHD, are used to sample the reference
level and the CCD signal level, respectively. The placement of
the SHP and SHD sampling edges is determined by the setting
of the SAMPCONTROL register located at Address 0x63.
Placement of these two clock signals is critical in achieving the
best performance from the CCD.
The gain in the CDS is fixed at 0 dB by default. Using Bits D10
and D11 in the AFE operation register, the gain may be reduced
to –2 dB or –4 dB. This will allow the AD9948 to accept an input
signal of greater than 1 V p-p. See Table VIII for register details.
Table XVI. Adjustable CDS Gain
Operation Register Bits
D11
D10
CDS Gain
Max CDS Input
0
0
1
1
0
1
0
1
0 dB
–2 dB
–4 dB
0 dB
1.0 V p-p
1.2 V p-p
1.6 V p-p
1.0 V p-p
PxGA
The PxGA provides separate gain adjustment for the individual
color pixels. A programmable gain amplifier with four separate
values, the PxGA has the capability to multiplex its gain value on
a pixel-to-pixel basis (see Figure 16). This allows lower output
color pixels to be gained up to match higher output color pixels.
Also, the PxGA may be used to adjust the colors for white bal-
ance, reducing the amount of digital processing that is needed.
The four different gain values are switched according to the color
steering circuitry. Three different color steering modes for differ-
ent types of CCD color filter arrays are programmable in the AFE
CTLMODE register at Address 0x03 (see Figures 18a to 18c for
timing examples). For example, progressive steering mode accom-
modates the popular Bayer arrangement of red, green, and blue
filters (see Figure 17a).
COLOR
STEERING
CONTROL
4:1
MUX
3
GAIN0
GAIN1
GAIN2
GAIN3
PxGA
PxGA STEERING
MODE
SELECTION
2
8
VD
HD
PxGA GAIN
REGISTERS
CONTROL
REGISTER
BITS D0–D1
SHP/SHD
VGA
CDS
Figure 16. PxGA Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9948KCPZRL | 10-Bit CCD Signal Processor with Precision Timing⑩ Core |
| AD9957BSVZREEL13 | 1 GSPS Quadrature Digital Upconverter w/18-Bit IQ Data Path and 14-Bit DAC |
| AD995PCBZ | 1 GSPS Quadrature Digital Upconverter w/18-Bit IQ Data Path and 14-Bit DAC |
| AD9959 | 4 Channel 500MSPS DDS with 10-bit DACs |
| AD9979 | 14-Bit, CCD Signal Processor with Precision Timing Core |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9948KCPZRL | 功能描述:IC CCD SIGNAL PROCESSOR 40-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9949 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Core |
| AD9949AKCPZ | 功能描述:IC CCD SIGNAL PROCESSOR 40-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9949AKCPZRL | 功能描述:IC CCD SIGNAL PROCESSOR 40-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9949BCBZRL | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。