- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375249 > AD9888KS-205 (ANALOG DEVICES INC) TRI N RECP M J/N 2-13 PDF資料下載
參數(shù)資料
| 型號： | AD9888KS-205 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | TRI N RECP M J/N 2-13 |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP128 |
| 封裝： | PLASTIC, MQFP-128 |
| 文件頁數(shù)： | 23/32頁 |
| 文件大?。?/td> | 249K |
| 代理商： | AD9888KS-205 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
REV. A
AD9888
–23–
0F
3
A bit to indicate the polarity of the COAST signal that is
applied to the PLL COAST input.
COAST Input Polarity
Table XX. COAST Input Polarity Settings
CSTPOL
Function
0
1
Active LOW
Active HIGH
Active LOW means that the clock generator will ignore
Hsync inputs when COAST is LOW, and continue
operating at the same nominal frequency until COAST
goes HIGH.
Active HIGH means that the clock generator will ignore
Hsync inputs when COAST is HIGH, and continue
operating at the same nominal frequency until COAST
goes LOW.
This function needs to be used along with the COAST
polarity override bit (Bit 4).
The power-up default value is CSTPOL = 1.
2
Seek Mode Override
This bit is used to either allow or disallow the low-power
mode. The low-power mode (seek mode) occurs when
there are no signals on any of the Sync inputs.
0F
Table XXI. Seek Mode Override Settings
Select
Result
1
0
Allow Seek Mode
Disallow Seek Mode
The default for this register is 1.
1
PWRDN
This bit is used to put the chip in power-down mode. In this
mode the chip’s power dissipation is reduced to a fraction
of the typical power (see the Electrical Characteristics
table for exact power dissipation). When in power-down,
the HSOUT, VSOUT, DATACK,
DATACK
, and all 48
of the data outputs are put into a high impedance state.
(Note: the SOGOUT output is not put into high imped-
ance.) Circuit blocks that continue to be active during
power-down include the voltage references, sync process-
ing, sync detection, and the serial register. These blocks
facilitate a fast start-up from power-down.
0F
Table XXII. Power-Down Settings
Select
Result
0
1
Power-Down
Normal Operation
The default for this register is 1.
7-3
Sync-on-Green Slicer Threshold
This register allows the comparator threshold of the Sync-
on-Green slicer to be adjusted. This register adjusts it in
steps of 10 mV, with the minimum setting equaling 10mV
and the maximum setting equaling 330 mV.
10
The default setting is 15 and corresponds to a threshold
value of 0.16 V.
2
Red Clamp Select
A bit that determines whether the red channel is clamped
to ground or to midscale. For RGB video, all three chan-
nels are referenced to ground. For YcbCr (or YUV), the
Y channel is referenced to ground, but the CbCr channels
are referenced to midscale. Clamping to midscale actually
clamps to Pin 9.
10
Table XXIII. Red Clamp Select Settings
Clamp
Function
0
1
Clamp to Ground
Clamp to Midscale (Pin 9)
The default setting for this register is 0.
1
Blue Clamp Select
A bit that determines whether the blue channel is clamped
to ground or to midscale. Clamping to midscale actually
clamps to Pin 24.
10
Table XXIV. Blue Clamp Select Settings
Clamp
Function
0
1
Clamp to Ground
Clamp to Midscale (Pin 24)
The default setting for this register is 0.
7:0
Sync Separator Threshold
This register is used to set the responsiveness of the sync
separator. It sets how many internal 5 MHz clock periods
the sync separator must count to before toggling high or
low. It works like a low-pass filter to ignore Hsync pulses
in order to extract the Vsync signal. This register should
be set to some number greater than the maximum Hsync
pulsewidth. Note: the sync separator threshold uses an
internal dedicated clock with a frequency of approxi-
mately 5 MHz.
The default for this register is 32.
7-0
Pre-COAST
This register allows the COAST signal to be applied prior
to the Vsync signal. This is necessary in cases where pre-
equalization pulses are present. The step size for this
control is one Hsync period.
The default is 0.
7-0
Post-COAST
This register allows the COAST signal to be applied
following to the Vsync signal. This is necessary in cases
where post-equalization pulses are present. The step size
for this control is one Hsync period.
The default is 0.
11
12
13
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9891 | CCD Signal Processors with Precision Timing⑩ Generator |
| AD9895 | CCD Signal Processors with Precision Timing⑩ Generator |
| AD9891KBC | CCD Signal Processors with Precision Timing⑩ Generator |
| AD9895KBC | CCD Signal Processors with Precision Timing⑩ Generator |
| AD9911BCPZ | 500 MSPS Direct Digital Synthesizer with 10-Bit DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9888KSZ-100 | 功能描述:IC FLAT PANEL INTERFACE 128-MQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9888KSZ-140 | 功能描述:IC FLAT PANEL INTERFACE 128-MQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9888KSZ-140 | 制造商:Analog Devices 功能描述:IC ANALOG INTERFACE |
| AD9888KSZ-170 | 功能描述:IC ANALOG INTRFC 170MSPS 128MQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9888KSZ-170 | 制造商:Analog Devices 功能描述:TV / Video IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。