參數(shù)資料
型號: AD9826KRSZ
廠商: Analog Devices Inc
文件頁數(shù): 7/20頁
文件大?。?/td> 0K
描述: IC IMAGE SGNL PROC 16BIT 28-SSOP
標準包裝: 47
類型: 圖像傳感器
輸入類型: 邏輯
輸出類型: 邏輯
接口: 3 線串口
電流 - 電源: 75mA
安裝類型: 表面貼裝
封裝/外殼: 28-SSOP(0.209",5.30mm 寬)
供應(yīng)商設(shè)備封裝: 28-SSOP
包裝: 管件
產(chǎn)品目錄頁面: 798 (CN2011-ZH PDF)
AD9826
–15–
MUX Configuration Register
The MUX Configuration Register controls the sampling chan-
nel order and the 2-Channel Mode configuration in the AD9826.
Bits D8 and D3–D0 should always be set low. Bit D7 is used
when operating in 3-Channel or 2-Channel Mode. Setting Bit
D7 high will sequence the MUX to sample the Red channel
first, then the Green channel, and then the Blue channel. When
in 3-channel mode, the CDSCLK2 pulse always resets the MUX
to sample the Red channel first (see Figure 11). When Bit D7 is
set low, the channel order is reversed to Blue first, Green sec-
ond, and Red third. The CDSCLK2 pulse will always reset the
MUX to sample the Blue channel first. Bits D6, D5, and D4 are
used when operating in 1 or 2-Channel Mode. Bit D6 is set high
to sample the Red channel. Bit D5 is set high to sample the
Green channel. Bit D4 is set high to sample the Blue channel.
The MUX will remain stationary during 1-channel mode. Two-
Channel Mode is selected by setting two of the channel select
Bits (D4–D6) high. The MUX samples the channels in the
order selected by Bit D7.
PGA Gain Registers
There are three PGA registers for individually programming the
gain in the Red, Green, and Blue channels. Bits D8, D7, and
D6 in each register must be set low, and Bits D5 through D0
control the gain range from 1
× to 6× in 64 increments. See
Figure 17 for a graph of the PGA gain versus PGA register
code. The coding for the PGA registers is straight binary, with
an all “zeros” word corresponding to the minimum gain setting
(1
×) and an all “ones” word corresponding to the maximum
gain setting (6
×).
Offset Registers
There are three Offset Registers for individually programming
the offset in the Red, Green, and Blue channels. Bits D8 through
D0 control the offset range from –300 mV to +300 mV in 512
increments. The coding for the Offset Registers is Sign Mag-
nitude, with D8 as the sign bit. Table V shows the offset range
as a function of the Bits D8 through D0.
Table III. MUX Configuration Register Settings
D8
D7
D6
D5
D4
D3
D2
D1
D0
Set
MUX Order
Channel Select
Set
to
1 = R-G-B*
1 = RED*
1 = GREEN
1 = BLUE
to
0
0 = B-G-R
0 = Off
0 = Off*
00
*
Power-on default value.
Table IV. PGA Gain Register Settings
D8
D7
D6
D5
D4
D3
D2
D1
D0
Gain (V/V)
Gain (dB)
Set to 0
MSB
LSB
000000000*
1.0
0.0
000000001
1.013
0.12
000111111
5.56
14.9
000111111
6.0
15.56
*
Power-on default value.
Table V. Offset Register Settings
D8
D7
D6
D5
D4
D3
D2
D1
D0
Offset (mV)
MSB
LSB
000000000*
0
000000001
+1.2
011111111
+300
100000000
0
100000001
–1.2
111111111
–300
*
Power-on default value.
REV. B
相關(guān)PDF資料
PDF描述
VE-J3J-IY-F1 CONVERTER MOD DC/DC 36V 50W
VE-J3H-IZ-B1 CONVERTER MOD DC/DC 52V 25W
AD9945KCPZ IC CCD SIGNAL PROCESSOR 32-LFCSP
VE-J3H-IY-F4 CONVERTER MOD DC/DC 52V 50W
AD694ARZ-REEL IC TRANSMITTER 4-20MA 16SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9826KRSZRL 功能描述:IC IMAGE SGNL PROC 16BIT 28-SSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
AD9828JST 制造商:Analog Devices 功能描述:
AD9828JSTRL 制造商:Analog Devices 功能描述:
AD9830 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS Complete DDS
AD9830AST 制造商:Analog Devices 功能描述:Direct Digital Synthesizer 50MHz 1-DAC 10-Bit Parallel 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:50 MHZ 10-BIT DDS DAC I.C. - Tape and Reel 制造商:Analog Devices 功能描述:IC 10BIT DAC DDS 50 MHZ SMD 9830