fDATA (MSPS) PO W E R (W ) " />
參數(shù)資料
型號(hào): AD9778A-DPG2-EBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 48/56頁(yè)
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD9778A
標(biāo)準(zhǔn)包裝: 1
系列: *
DAC 的數(shù)量: 2
位數(shù): 14
采樣率(每秒): 1G
數(shù)據(jù)接口: 并聯(lián)
DAC 型: 電流
工作溫度: -40°C ~ 85°C
已供物品: *
已用 IC / 零件: AD9778A
AD9776A/AD9778A/AD9779A
Rev. B | Page 52 of 56
0
250
fDATA (MSPS)
PO
W
E
R
(W
)
0.125
25
50
75
100
125
150
175
200
225
2× INTERPOLATION
4× INTERPOLATION
1× INTERPOLATION,
NO MODULATION
8× INTERPOLATION, fDAC/8,
fDAC/4,
fDAC/2,
NO MODULATION
0.100
0.075
0.050
0.025
06
45
2-
0
82
Figure 97. Power Dissipation, Clock 1.8 V Supply, I and Q Data, Dual DAC
Mode, Does Not Include Zero Stuffing
0
250
fDATA (MSPS)
PO
W
E
R
(
W
)
0.075
25
50
75
100
125
150
175
200
225
0.050
0.025
ALL INTERPOLATION MODES
06
45
2-
0
83
Figure 98. Power Dissipation, Digital 3.3 V Supply, I and Q Data,
Dual DAC Mode
0.16
0
1200
fDAC (MSPS)
PO
W
E
R
(
W
)
0.14
0.12
0.10
0.08
0.06
0.04
0.02
200
400
600
800
1000
06
45
2-
0
84
Figure 99. DVDD18 Power Dissipation of Inverse Sinc Filter
POWER-DOWN AND SLEEP MODES
The AD9776A/AD9778A/AD9779A have a variety of power-down
modes; thus, the digital engine, main TxDACs, or auxiliary DACs
can be powered down individually or together. Via the 3-wire
interface port, the main TxDACs can be placed in sleep or power-
down mode. In sleep mode, the TxDAC output is turned off,
thus reducing power dissipation. The reference remains powered
on, however, so that recovery from sleep mode is very fast. With
the power-down mode bit set (Register 0x00, Bit 4), all analog
and digital circuitry, including the reference, is powered down.
The 3-wire interface port remains active in this mode. This
mode offers more substantial power savings than sleep mode,
but the turn-on time is much longer. The auxiliary DACs also
have the capability to be programmed into sleep mode via the
3-wire interface port. The auto power-down enable bit (Register
0x00, Bit 3) controls the power-down function for the digital
section of the devices. The auto power-down function works in
conjunction with the TXENABLE pin (Pin 39); see Table 31 for
details.
Table 31.
TXENABLE
(Pin 39)
Description
0
If auto power-down enable bit = 0, flush data
path with 0s.
If auto power-down enable bit = 1, flush data for
multiple REFCLK cycles; then, automatically
place the digital engine in power-down state.
DACs, reference, and 3-wire interface port are
not affected.
1
Normal operation.
相關(guān)PDF資料
PDF描述
SDR0403-101KL INDUCTOR 100UH 10% NON-SHLD SMD
AD9776A-DPG2-EBZ BOARD EVALUATION FOR AD9776A
DC1009A-B BOARD DELTA SIGMA ADC LTC2488
AD9787-DPG2-EBZ BOARD EVALUATION FOR AD9787
ESA10DTKS CONN EDGECARD 20POS DIP .125 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9778A-EBZ 制造商:Analog Devices 功能描述:Dual 12 /14 /16 Bit, 1 GSPS, Digital To Analog Converters Development Kit 制造商:Analog Devices 功能描述:DUAL 14B, 1.0 GSPS TXDAC - Bulk
AD9778BSVZ 功能描述:IC DAC 14BIT DUAL 1GSPS 100TQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:8 電壓,單極 采樣率(每秒):*
AD9778BSVZ1 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Dual 12-/14-/16-Bit, 1 GSPS, Digital-to-Analog Converters
AD9778BSVZRL 功能描述:IC DAC 14BIT DUAL 1GSPS 100TQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD9778BSVZRL1 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Dual 12-/14-/16-Bit, 1 GSPS, Digital-to-Analog Converters