參數(shù)資料
型號: AD9649BCPZRL7-40
廠商: Analog Devices Inc
文件頁數(shù): 16/32頁
文件大?。?/td> 0K
描述: IC ADC 14BIT 40MSPS 32LFCSP
標(biāo)準(zhǔn)包裝: 1,500
位數(shù): 14
采樣率(每秒): 40M
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 65.8mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 32-LFCSP-VQ
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 2 個(gè)單端,單極;1 個(gè)差分,單極
AD9649
Rev. 0 | Page 23 of
32
BUILT-IN SELF-TEST (BIST) AND OUTPUT TEST
The AD9649 includes a built-in test feature designed to enable
verification of the integrity of each channel, as well as facilitate
board-level debugging. Also included is a built-in self-test (BIST)
feature that verifies the integrity of the digital datapath of the
AD9649. Various output test options are also provided to place
predictable values on the outputs of the AD9649.
BUILT-IN SELF-TEST (BIST)
The BIST is a thorough test of the digital portion of the selected
AD9649 signal path. Perform the BIST test after a reset to ensure
that the part is in a known state. During the BIST test, data from
an internal pseudorandom noise (PN) source is driven through
the digital datapath of both channels, starting at the ADC block
output. At the datapath output, CRC logic calculates a signature
from the data. The BIST sequence runs for 512 cycles and then
stops. When the BIST sequence is complete, the BIST compares
the signature results with a predetermined value. If the signatures
match, the BIST sets Bit 0 of Register 0x24, signifying that the
test passed. If the BIST test failed, Bit 0 of Register 0x24 is cleared.
The outputs are connected during this test so that the PN sequence
can be observed as it runs. Writing the value 0x05 to Register 0x0E
runs the BIST, enabling Bit 0 (BIST enable) of Register 0x0E
and resetting the PN sequence generator, Bit 2 (BIST init) of
Register 0x0E. Upon completion of the BIST, Bit 0 of Register 0x24
is automatically cleared. The PN sequence can be continued from
its last value by writing a 0 in Bit 2 of Register 0x0E. However, if the
PN sequence is not reset, the signature calculation does not equal
the predetermined value at the end of the test. The user must
then rely on verifying the output data.
OUTPUT TEST MODES
The output test options are described in Table 16 at Address 0x0D.
When an output test mode is enabled, the analog section of the
ADC is disconnected from the digital back end blocks and the
test pattern is run through the output formatting block. Some of
the test patterns are subject to output formatting, and some are
not. The PN generators from the PN sequence tests can be reset
by setting Bit 4 or Bit 5 of Register 0x0D. These tests can be per-
formed with or without an analog signal (if present, the analog
signal is ignored), but they do require an encode clock. For more
information, see the AN-877 Application Note, Interfacing to
High Speed ADCs via SPI.
相關(guān)PDF資料
PDF描述
ADM3311EACPZ-REEL7 IC TXRX RS-232 3:5 2.7V 32LFCSP
VI-23H-MX-F3 CONVERTER MOD DC/DC 52V 75W
VE-BTP-MY CONVERTER MOD DC/DC 13.8V 50W
AD7863ARSZ-3REEL7 IC ADC 14BIT DUAL 2CHAN 28SSOP
MS3102R20-7P CONN RCPT 8POS BOX MNT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9649BCPZRL7-65 功能描述:IC ADC 14BIT 65MSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
AD9649BCPZRL7-80 功能描述:IC ADC 14BIT 80MSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
AD9649W 功能描述:IC ADC 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時(shí)間 標(biāo)準(zhǔn)包裝:1
AD9649XCPZ-80 功能描述:14 Bit Analog to Digital Converter 1 Input 1 Pipelined 32-LFCSP-WQ (5x5) 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):上次購買時(shí)間 位數(shù):14 采樣率(每秒):80M 輸入數(shù):1 輸入類型:差分 數(shù)據(jù)接口:并聯(lián) 配置:S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):管線 參考類型:內(nèi)部 電壓 - 電源,模擬:1.7 V ~ 1.9 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.6 V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:32-VFQFN 裸露焊盤,CSP 供應(yīng)商器件封裝:32-LFCSP-WQ(5x5) 標(biāo)準(zhǔn)包裝:1
AD9650 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 25 MSPS/65 MSPS/80 MSPS/105 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)