參數(shù)資料
型號(hào): AD9639BCPZRL-170
廠商: Analog Devices Inc
文件頁數(shù): 16/36頁
文件大小: 0K
描述: IC ADC 12B 170MSPS QUAD 72LFCSP
標(biāo)準(zhǔn)包裝: 1
位數(shù): 12
采樣率(每秒): 210M
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 4
功率耗散(最大): 1.39W
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 72-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 72-LFCSP
包裝: 標(biāo)準(zhǔn)包裝
輸入數(shù)目和類型: 8 個(gè)單端,單極;4 個(gè)差分,單極
其它名稱: AD9639BCPZRL-170DKR
Data Sheet
AD9639
Rev. B | Page 23 of 36
Initial Synchronization
The serial interface must synchronize to the frame boundaries
before data can be properly decoded. The JESD204 standard has
a synchronization routine to identify the frame boundary. The
PGMx pins are used as SYNC pins by default. When the SYNC
pin is taken low for at least two clock cycles, the AD9639 enters
the synchronization mode. The AD9639 transmits the K28.5
comma symbol until the receiver can identify the frame boundary.
The receiver should then deassert the sync signal (take SYNC
high) and the ADC begins transmitting real data. The first non-
K28.5 symbol is the MSB symbol of the 12-bit data.
To minimize skew and time misalignment between each channel
of the digital outputs, the following actions should be taken to
ensure that each channel data frame is within ±1 clock cycle of
the sample clock. For some receiver logic, this is not required.
1. Full power-down through external PDWN pin.
2. Chip reset via external RESET pin.
3. Power-up by releasing external PDWN pin.
INIT
RESET
KCOUNTER < 4
KCOUNTER = 4
VCOUNTER = 4
VCOUNTER < 4 AND ICOUNTER < 3
ICOUNTER = 3
SYNC_REQUEST = ‘0’;
KCOUNTER = ‘0’;
IF /INVALID/ THEN
ICOUNTER = ICOUNTER + ‘1’;
VCOUNTER = ‘0’;
ELSE IF /VALID/ THEN
VCOUNTER = VCOUNTER + ‘1’;
END IF;
CHECK
DATA
/VALID/
/INVALID/
ICOUNTER = ‘0’;
VCOUNTER = ‘0’;
ICOUNTER = ‘0’;
VCOUNTER = ‘0’;
SYNC_REQUEST = ‘1’;
IF /K28.5/ AND /VALID/ THEN
KCOUNTER = KCOUNTER + ‘1’;
ELSE
KCOUNTER = ‘0’;
END IF;
07973-
204
Figure 55. Receiver State Machine
Table 8. Variables Used in Receiver State Machine
Variable
Description
ICOUNTER
Counter used in the CHECK phase to count the number of invalid symbols.
/INVALID/
Asserted by receiver to indicate that the current symbol is an invalid symbol given the current running disparity.
/K28.5/
Asserted when the current symbol corresponds to the K28.5 control character.
KCOUNTER
Counter used in the INIT phase to count the number of valid K28.5 symbols.
SYNC_REQUEST
Asserted by receiver when loss of code group synchronization is detected.
/VALID/
Asserted by receiver to indicate that the current symbol is a valid symbol given the current running disparity.
VCOUNTER
Counter used in the CHECK phase to count the number of successive valid symbols.
相關(guān)PDF資料
PDF描述
SP332ET-L/TR IC TXRX RS232/485 SRL 28WSOIC
IDT7284L15PAI IC FIFO 2048X18 15NS 56TSSOP
IDT7284L12PA IC FIFO 2048X18 12NS 56TSSOP
ADM5170ANZ IC TXRX RS232/423 OCTAL 28-DIP
VI-26R-MX-F1 CONVERTER MOD DC/DC 7.5V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9639BCPZRL-210 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Quad 12 Bit 210 MSPS Seria 1.8V ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
AD9640 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 80/105/125/150 MSPS, 1.8 V Dual Analog-to-Digital Converter
AD9640/PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 80/105/125/150 MSPS, 1.8 V Dual Analog-to-Digital Converter
AD9640-105EBZ 功能描述:ADC 14BIT 105MSPS DUAL 64-LFCSP RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
AD9640-125EBZ 功能描述:ADC 14BIT 125MSPS DUAL 64-LFCSP RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件