參數(shù)資料
型號: AD9600ABCPZ-150
廠商: Analog Devices Inc
文件頁數(shù): 38/72頁
文件大?。?/td> 0K
描述: IC ADC 10BIT 150MSPS 64LFCSP
標準包裝: 1
位數(shù): 10
采樣率(每秒): 150M
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 2
功率耗散(最大): 890mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(9x9)
包裝: 托盤
輸入數(shù)目和類型: 4 個單端,單極;2 個差分,單極
AD9600
Rev. B | Page 43 of 72
Addr
(Hex)
Register
Name
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
Default
Value
(Hex)
Default
Notes/
Comments
0x10A
Increase Gain
Dwell Time
Register 0
(Local)
Increase Gain Dwell Time [7:0]
0x00
In ADC clock
cycles.
0x10B
Increase Gain
Dwell Time
Register 1
(Local)
Increase Gain Dwell Time [15:8]
0x00
In ADC clock
cycles.
0x10C
Signal Monitor
DC Correction
Control
(Global)
Open
DC
correction
freeze
DC Correction Bandwidth [3:0]
DC
correction
for signal
path
enable
DC
correction
for signal
monitor
enable
0x00
0x10D
Signal Monitor
DC Value
Channel A
Register 0
(Global)
DC Value Channel A [7:0]
Read only.
0x10E
Signal Monitor
DC Value
Channel A
Register 1
(Global)
Open
DC Value Channel A [13:8]
Read only.
0x10F
Signal Monitor
DC Value
Channel B
Register 0
(Global)
DC Value Channel B [7:0]
Read only.
0x110
Signal Monitor
DC Value
Channel B
Register 1
(Global)
Open
DC Value Channel B [13:8]
Read only
0x111
Signal Monitor
SPORT Control
(Global)
Open
RMS/MS
magnitude
output
enable
Peak
detector
output
enable
Threshold
crossing
output
enable
SPORT SMI
SCLK divide
00 = undefined
01 = divide by 2
10 = divide by 4
11 = divide by 8
SPORT
SMI SCLK
sleep
Signal
monitor
SPORT
output
enable
0x04
0x112
Signal Monitor
Control
(Global)
Complex
power
calculation
mode
enable
Open
Signal
monitor
rms/ms
select
0 = rms
1 = ms
Signal monitor mode
00 = rms/ms magnitude
01 = peak power
10 = threshold crossing
11 = threshold crossing
Signal
monitor
enable
0x00
0x113
Signal Monitor
Period
Register 0
(Global)
Signal Monitor Period [7:0]
0x40
In ADC clock
cycles.
0x114
Signal Monitor
Period
Register 1
(Global)
Signal Monitor Period [15:8]
0x00
In ADC clock
cycles.
0x115
Signal Monitor
Period
Register 2
(Global)
Signal Monitor Period [23:16]
0x00
In ADC clock
cycles.
0x116
Signal Monitor
Result
Channel A
Register 0
(Global)
Signal Monitor Result Channel A [7:0]
Read only.
0x117
Signal Monitor
Result
Channel A
Register 1
(Global)
Signal Monitor Result Channel A [15:8]
Read only.
相關(guān)PDF資料
PDF描述
AD9608BCPZRL7-125 IC ADC 10BIT 125MSPS 64LFCSP
AD9609BCPZRL7-80 IC ADC 10BIT SRL/SPI 80M 32LFCSP
AD9613BCPZ-170 IC ADC 12BIT SRL 170MSPS 64LFCSP
AD9627ABCPZ-125 IC ADC 12BIT 1255MSPS 64LFCSP
AD9627ABCPZ11-150 IC ADC 11BIT 150MSPS 64LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9600BCPZ-105 制造商:Analog Devices 功能描述:ADC Dual Pipelined 105Msps 10-bit Parallel/LVDS 64-Pin LFCSP EP
AD9600BCPZ-125 制造商:Analog Devices 功能描述:ADC Dual Pipelined 125Msps 10-bit Parallel/LVDS 64-Pin LFCSP EP
AD9600BCPZ-150 制造商:Analog Devices 功能描述:
AD9601 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 200 MSPS/250 MSPS 1.8 V Analog-to-Digital Converter
AD9601-250EBZ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 10-Bit 250 Msps LowPwr CMOS ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V