參數(shù)資料
型號(hào)： AD9600ABCPZ-150
廠(chǎng)商： Analog Devices Inc
文件頁(yè)數(shù)： 33/72頁(yè)
文件大小： 0K
描述： IC ADC 10BIT 150MSPS 64LFCSP
標(biāo)準(zhǔn)包裝： 1
位數(shù)： 10
采樣率（每秒）： 150M
數(shù)據(jù)接口： 串行，SPI?
轉(zhuǎn)換器數(shù)目： 2
功率耗散（最大）： 890mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 64-VFQFN 裸露焊盤(pán)，CSP
供應(yīng)商設(shè)備封裝： 64-LFCSP-VQ（9x9）
包裝： 托盤(pán)
輸入數(shù)目和類(lèi)型： 4 個(gè)單端，單極；2 個(gè)差分，單極
AD9600
Rev. B | Page 39 of 72
CONFIGURATION WITHOUT THE SPI
In applications that do not interface to the SPI control registers,
the SDIO/DCS pin, the SCLK/DFS pin, the SMI SDO/OEB pin,
and the SMI SCLK/PDWN pin serve as standalone CMOS-
compatible control pins. When the device is powered up, it is
assumed that the user intends to use the pins as static control
lines for the duty cycle stabilizer, output data format, output
enable, and power-down feature control. In this mode, the CSB
chip select should be connected to AVDD, which disables the
serial port interface.
Table 20. Mode Selection
Pin
External
Voltage
Configuration
SDIO/DCS
AVDD (default)
Duty cycle stabilizer enabled
AGND
Duty cycle stabilizer disabled
SCLK/DFS
AVDD
Twos complement enabled
AGND (default)
Offset binary enabled
SMI SDO/OEB
AVDD
Outputs in high impedance
AGND (default)
Outputs enabled
SMI SCLK/PDWN
AVDD
Chip in power-down or
standby
AGND (default)
Normal operation
SPI ACCESSIBLE FEATURES
Brief descriptions of the general features available on many
Analog Devices, Inc., high speed ADCs, including the AD9600,
that are accessible via the SPI are included in Table 21. These
features are described in detail in the AN-877 Application Note,
Interfacing to High Speed ADCs via SPI. The AD9600 part-specific
features are described in the Memory Map Register Description
section.
Table 21. Features Accessible Using the SPI
Feature Name
Description
Modes
Allows the user to set either the power-down
mode or the standby mode
Clock
Allows the user to access the DCS via the SPI
Offset
Allows the user to digitally adjust the
converter offset
Test I/O
Allows the user to set the test modes to have
known data on the output bits
Output Mode
Allows the user to set up the outputs
Output Phase
Allows the user to set the output clock polarity
Output Delay
Allows the user to vary the DCO delay
VREF
Allows the user to set the reference voltage
DON’T CARE
SDIO
SCLK
CSB
tS
tDH
tCLK
tDS
tH
R/W
W1
W0
A12
A11
A10
A9
A8
A7
D5
D4
D3
D2
D1
D0
tLOW
tHIGH
0
6909
-049
Figure 72. Serial Port Interface Timing Diagram
相關(guān)PDF資料
PDF描述
AD9608BCPZRL7-125 IC ADC 10BIT 125MSPS 64LFCSP
AD9609BCPZRL7-80 IC ADC 10BIT SRL/SPI 80M 32LFCSP
AD9613BCPZ-170 IC ADC 12BIT SRL 170MSPS 64LFCSP
AD9627ABCPZ-125 IC ADC 12BIT 1255MSPS 64LFCSP
AD9627ABCPZ11-150 IC ADC 11BIT 150MSPS 64LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9600BCPZ-105 制造商:Analog Devices 功能描述:ADC Dual Pipelined 105Msps 10-bit Parallel/LVDS 64-Pin LFCSP EP
AD9600BCPZ-125 制造商:Analog Devices 功能描述:ADC Dual Pipelined 125Msps 10-bit Parallel/LVDS 64-Pin LFCSP EP
AD9600BCPZ-150 制造商:Analog Devices 功能描述:
AD9601 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:10-Bit, 200 MSPS/250 MSPS 1.8 V Analog-to-Digital Converter
AD9601-250EBZ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 10-Bit 250 Msps LowPwr CMOS ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類(lèi)型:ADC 工具用于評(píng)估:ADS130E08 接口類(lèi)型:SPI 工作電源電壓:- 6 V to + 6 V
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*