- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9674 > AD9549ABCPZ (Analog Devices Inc)IC CLOCK GEN/SYNCHRONIZR 64LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9549ABCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 50/76頁 |
| 文件大小： | 0K |
| 描述： | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| 產(chǎn)品變化通告： | AD9549A Mask Change 22/Oct/2010 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 時(shí)鐘/頻率發(fā)生器，同步器 |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，SONET/SDH，Stratum |
| 輸入： | CMOS，LVDS，LVPECL |
| 輸出： | CMOS，HSTL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 750MHz |
| 電源電壓： | 1.71 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 776 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
AD9549
Rev. D | Page 54 of 76
Register 0x0011—Reserved
Register 0x0012—Reset (Autoclear)
To reset the entire chip, the user can also use the (nonself-clearing) soft reset bit in Register 0x0000. Except for IRQ reset, the user normally
would not need to use this bit. However, if the user attempts to lock the loop for the first time when no signal is present, the user should
write 1 to Bits[4:0] of this register before attempting to lock the loop again.
Table 18.
Bits
Bit Name
Description
7
History reset
Setting this bit clears the FTW monitor and pipeline.
6
Reserved
Reserved.
5
IRQ reset
Clear IRQ signal and IRQ status monitor.
4
FPFD reset
Fine phase frequency detector reset.
3
CPFD reset
Coarse phase frequency detector reset.
2
LF reset
Loop filter reset.
1
CCI reset
Cascaded comb integrator reset.
0
DDS reset
Direct digital synthesis reset.
Register 0x0013—Reset (Continued) (Not Autoclear)
Table 19.
Bits
Bit Name
Description
7
PD fund DDS
Setting this bit powers down the DDS fundamental output but does not power down the spurs. It is used
during tuning of the spur killer circuit.
3
S-div/2 reset
Asynchronous reset for S prescaler.
2
R-div/2 reset
Asynchronous reset for R prescaler.
1
S-divider reset
Synchronous (to S-divider prescaler output) reset for integer divider.
0
R-divider reset
Synchronous (to R-divider prescaler output) reset for integer divider.
SYSTEM CLOCK (REGISTER 0x0020 TO REGISTER 0x0023)
Register 0x0020—N-Divider
Table 20.
Bits
Bit Name
Description
[4:0]
N-divider
These bits set the feedback divider for system clock PLL. There is a fixed/2 preceding this block, as well as
an offset of 2 added to this value. Therefore, setting this register to 00000 translates to an overall feedback
divider ratio of 4. See Figure 43.
Register 0x0021—Reserved
Register 0x0022—PLL Parameters
Table 21.
Bits
Bit Name
Description
7
VCO auto range
Automatic VCO range selection. Enabling this bit allows Bit 2 of this register to be set automatically.
[6:4]
Reserved
3
2× reference
Enables a frequency doubler prior to the SYSCLK PLL and can be useful in reducing jitter induced by the
SYSCLK PLL. See Figure 42.
2
VCO range
Select low range or high range VCO.
0 = low range (700 MHz to 810 MHz).
1 = high range (900 MHz to 1000 MHz). For system clock settings between 810 MHz and 900 MHz, use the
VCO Auto Range (Bit 7) to set the correct VCO range automatically.
[1:0]
Charge pump current
Charge pump current.
00 = 250 μA.
01 = 375 μA.
10 = off.
11= 125 μA.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADN2814ACPZ | IC CLOCK/DATA RECOVERY 32LFCSP |
| SM802105UMG | IC SYNTHESIZER 2CH 24-QFN |
| SM802104UMG | IC SYNTHESIZER 2CH 24-QFN |
| SM843001-212KA | IC CLK SYNTHESIZER FIBRE 8-TSSOP |
| MS27466T25F4S | CONN RCPT 56POS WALL MT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9549ABCPZ-REEL7 | 功能描述:IC CLOCK GEN/SYNCHRONIZR 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| AD9549APCBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
| AD9549BCPZ | 制造商:Analog Devices 功能描述: |
| AD9549BCPZ-REEL7 | 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel |
| AD9549BCPZ-TR | 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。