- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1984 > AD7942BRMZ-RL7 (Analog Devices Inc)IC ADC 14BIT 250KSPS 10-MSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7942BRMZ-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 8/24頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT 250KSPS 10-MSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 系列： | PulSAR® |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 250k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 1.25mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 10-MSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類(lèi)型： | 1 個(gè)偽差分，單極 |
| 配用： | EVAL-AD7942CB-ND - BOARD EVALUATION FOR AD7942 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
AD7942
Rev. B | Page 16 of
24
Power Supply
The AD7942 is specified over a wide operating range from
2.3 V to 5.5 V. It has, unlike other low voltage converters, a
noise low enough to design a low supply (2.5 V) 14-bit resolu-
tion system with respectable performance. It uses two power
supply pins: a core supply, VDD, and a digital input/output
interface supply, VIO. VIO allows direct interface with any
logic between 1.8 V and VDD. To reduce the supplies needed,
the VIO and VDD can be tied together. The AD7942 is indepen-
dent of power supply sequencing between VIO and VDD.
Additionally, it is insensitive to power supply variations over
a wide frequency range, as shown in Figure 27.
55
60
65
70
75
80
85
90
P
S
R
(
d
B)
FREQUENCY (kHz)
10
1000
100
10000
04
65
7-
0
27
VDD = 5V
Figure 27. PSRR vs. Frequency
The AD7942 powers down automatically at the end of each
conversion phase and, therefore, the power scales linearly with
the sampling rate, as shown in Figure 28. This makes the part
ideal for low sampling rates (even rates of a few hertz) and low
battery-powered applications.
VDD = 5V
VDD = 2.5V
VIO
0
1000
10
0.1
0.001
O
PER
A
T
ING
CURR
E
NT
(
A)
10
100
1000
10000
100000
1000000
SAMPLING RATE (SPS)
04
65
7-
02
8
Figure 28. Operating Current vs. Sampling Rate
Supplying the ADC from the Reference
For simplified applications, the AD7942, with its low operating
current, can be supplied directly using the reference circuit, as
shown in Figure 29. The reference line can be driven by either
The system power supply directly,
A reference voltage with enough current output capability,
such as the ADR43x, or
A reference buffer, such as the AD8031, that can also filter
the system power supply (see Figure 29).
AD8031
AD7942
VIO
REF
VDD
10F
10
10k
5V
(NOTE 1)
1F
04
65
7-
0
29
NOTE 1: OPTIONAL REFERENCE BUFFER AND FILTER.
1F
Figure 29. Example of Application Circuit
DIGITAL INTERFACE
Although the AD7942 has a reduced number of pins, it offers
flexibility in its serial interface modes.
When in CS mode, the AD7942 is compatible with SPI, QSPI,
digital hosts, and DSPs (for example, Blackfin ADSP-BF53x or
ADSP-219x). A 3-wire interface using the CNV, SCK, and SDO
signals minimizes wiring connections, which is useful, for
instance, in isolated applications. A 4-wire interface using the
SDI, CNV, SCK, and SDO signals allows CNV, which initiates
conversions, to be independent of the readback timing (SDI).
This is useful in low jitter sampling or simultaneous sampling
applications.
When in chain mode, the AD7942 provides a daisy-chain
feature using the SDI input for cascading multiple ADCs on
a single data line similar to a shift register.
The mode in which the part operates depends on the SDI level
when the CNV rising edge occurs. The CS mode is selected if
SDI is high and the chain mode is selected if SDI is low. The
SDI hold time is such that when SDI and CNV are connected
together, the chain mode is always selected.
In either mode, the AD7942 offers the flexibility to optionally
force a start bit in front of the data bits. This start bit can be
used as a busy signal indicator to interrupt the digital host and
trigger the data reading. Otherwise, without a busy indicator,
the user must time out the maximum conversion time prior
to readback.
The busy indicator feature is enabled as follows:
In the CS mode, if CNV or SDI is low when the ADC
conversion ends (see
and
).
In the chain mode, if SCK is high during the CNV rising
edge (see Figure 41).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7944BCPZ | IC ADC 14BIT 2.5MSPS 20LFCSP |
| AD7946BCPZRL7 | IC ADC 14BIT 500KSPS 10-LFCSP |
| AD7948BN | IC DAC 12BIT MULT PARALL 20-DIP |
| AD7949BCPZRL7 | IC ADC 14BIT 250KSPS 8CH 20LFCSP |
| AD7951BSTZRL | IC ADC 14BIT 1MSPS 48-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7942BRMZ-RL71 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:14-Bit, 250 kSPS PulSAR, Pseudo Differential ADC in MSOP/QFN |
| AD7943 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:+3.3 V/+5 V Multiplying 12-Bit DACs |
| AD7943AN-B | 制造商:Rochester Electronics LLC 功能描述:SERIAL 12-BIT IOUT DAC-IC - Bulk |
| AD7943ANZ-B | 功能描述:IC DAC 12BIT MULT SRL 16DIP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類(lèi)型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD7943ARSB | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。