- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375240 > AD7863 (Analog Devices, Inc.) Simultaneous Sampling Dual 175 kSPS 14-Bit ADC(同時采樣175kSPS14位雙A/D轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號： | AD7863 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Simultaneous Sampling Dual 175 kSPS 14-Bit ADC(同時采樣175kSPS14位雙A/D轉(zhuǎn)換器) |
| 中文描述： | 雙同步采樣175 kSPS的14位ADC（同時采樣175kSPS14位雙的A / D轉(zhuǎn)換器） |
| 文件頁數(shù)： | 14/18頁 |
| 文件大?。?/td> | 291K |
| 代理商： | AD7863 |
AD7863
–14–
REV. 0
MICROPROCESSOR INTERFACING
The AD7863 high speed bus timing allows direct interfacing to
DSP processors as well as modern 16-bit microprocessors.
Suitable microprocessor interfaces are shown in Figures 14
through 18.
AD7863–ADSP-2100 Interface
Figure 14 shows an interface between the AD7863 and the
ADSP-2100. The
CONVST
signal can be supplied from the
ADSP-2100 or from an external source. The AD7863 BUSY
line provides an interrupt to the ADSP-2100 when conversion is
completed on both channels. The two conversion results can
then be read from the AD7863 using two successive reads to the
same memory address. The following instruction reads one of
the two results:
MR
0 =
DM
(
ADC
)
where
MR
0 is the ADSP-2100
MR
0 register and
ADC
is the
AD7863 address.
ADDR
DECODE
EN
ADDRESS BUS
DMA13
DMA0
DMS
IRQn
DMRD (RD)
DMD15
DMD0
CS
A0
BUSY
RD
DB13
DB0
DATA BUS
ADSP-2100
(ADSP-2101/
ADSP-2102)
AD7863*
*ADDITIONAL PINS OMITTED FOR CLARITY
OPTIONAL
CONVST
Figure 14. AD7863–ADSP-2100 Interface
AD7863–ADSP-2101/ADSP-2102 Interface
The interface outlined in Figure 14 also forms the basis for an
interface between the AD7863 and the ADSP-2101/ADSP-2102.
The READ line of the ADSP-2101/ADSP-2102 is labeled
RD
.
In this interface, the
RD
pulsewidth of the processor can be
programmed using the Data Memory Wait State Control Regis-
ter. The instruction used to read one of the two results is as
outlined for the ADSP-2100.
AD7863–TMS32010 Interface
An interface between the AD7863 and the TMS32010 is
shown in Figure 15. Once again the
CONVST
signal can be
supplied from the TMS32010 or from an external source,
and the TMS32010 is interrupted when both conversions have
been completed. The following instruction is used to read the
conversion results from the AD7863:
IN D
,
ADC
where
D
is Data Memory address and
ADC
is the AD7863
address.
ADDR
DECODE
EN
ADDRESS BUS
PA2
PA0
MEN
INT
DEN
D15
D0
CS
A0
BUSY
RD
DB13
DB0
DATA BUS
TMS32010
AD7863*
*ADDITIONAL PINS OMITTED FOR CLARITY
OPTIONAL
CONVST
Figure 15. AD7863–TMS32010 Interface
AD7863–TMS320C25 Interface
Figure 16 shows an interface between the AD7863 and the
TMS320C25. As with the two previous interfaces, conversion
can be initiated from the TMS320C25 or from an external
source, and the processor is interrupted when the conversion
sequence is completed. The TMS320C25 does not have a sepa-
rate
RD
output to drive the AD7863
RD
input directly. This
has to be generated from the processor STRB and R/
W
outputs
with the addition of some logic gates. The
RD
signal is OR-
gated with the
MSC
signal to provide the one WAIT state re-
quired in the read cycle for correct interface timing. Conversion
results are read from the AD7863 using the following instruction:
IN D
,
ADC
where
D
is Data Memory address and
ADC
is the AD7863
address.
ADDR
DECODE
EN
ADDRESS BUS
A15
A0
IS
INTn
STRB
DMD15
DMD0
CS
A0
BUSY
RD
DB13
DB0
DATA BUS
TMS320C25
AD7863*
*ADDITIONAL PINS OMITTED FOR CLARITY
OPTIONAL
CONVST
R/
W
READY
MSC
Figure 16. AD7863–TMS320C25 Interface
Some applications may require that the conversion is initiated
by the microprocessor rather than an external timer. One option
is to decode the AD7863
CONVST
from the address bus so
that a write operation starts a conversion. Data is read at the
end of the conversion sequence as before. Figure 18 shows an
example of initiating conversion using this method. Note that
for all interfaces, it is preferred that a read operation not be
attempted during conversion.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7864 | Four Channel, Simultaneous Sampling, High Speed, 12-Bit ADC(四通道,同時采樣高速12位A/D轉(zhuǎn)換器) |
| AD7865 | Simultaneous Sampling, Fast, 14-Bit ADC(四通道,同時采樣,高速,14位A/D轉(zhuǎn)換器) |
| AD7868 | Complete 12-bit I/O System Containing a DAC And an ADC(完備的12位I\O系統(tǒng)（包含一個A/D轉(zhuǎn)換器和一個D/A轉(zhuǎn)換器）) |
| AD7869 | Complete 14-bit I/O System Containing a DAC and a ADC(完備的14位I/O系統(tǒng)（包含一個A/D轉(zhuǎn)換器和一個D/A轉(zhuǎn)換器）) |
| AD7870AJN | LC2MOS Complete, 12-Bit, 100 kHz , Sampling ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7863AR-10 | 功能描述:IC ADC 14BIT DUAL 2CH 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD7863AR-10REEL | 功能描述:IC ADC 14BIT DUAL 2CH 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD7863AR-10REEL7 | 制造商:Analog Devices 功能描述:ADC Dual SAR 175ksps 14-bit Parallel 28-Pin SOIC W T/R |
| AD7863AR-2 | 功能描述:IC ADC 14BIT DUAL 2CH 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7863AR-2REEL | 制造商:Analog Devices 功能描述:ADC Dual SAR 175ksps 14-bit Parallel 28-Pin SOIC W T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。