- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10208 > AD7851KRZ-REEL (Analog Devices Inc)IC ADC 14BIT SRL 333KSPS 24-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7851KRZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 18/36頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT SRL 333KSPS 24-SOIC |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 333k |
| 數(shù)據(jù)接口： | 8051，QSPI?，串行，SPI? µP |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 89.25mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | 0°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SOIC W |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個(gè)偽差分，單極；1 個(gè)偽差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
–25–
REV. B
AD7851
DB15
DB0
DB15
t
3
DIN (I/O)
t
3
t
11
t
6
116
16
1
t
5A
t
12
DIN BECOMES AN INPUT
THREE-STATE
t
6
t
11
DIN BECOMES AN OUTPUT
t
3 = –0.4 tSCLK MIN (NONCONTINUOUS SCLK)
0.4 t
SCLK MIN/MAX (CONTINUOUS SCLK),
t
6 = 45 MAX, t7 = 30ns MIN, t8 = 20 MIN
POLARITY PIN
LOGIC HIGH
SYNC (I/P)
SCLK (I/P)
t
8
t
14
t
7
DATA WRITE
DATA READ
Figure 33. Timing Diagram for Read/Write Operation with DIN as an Input/Output (Interface Mode 1, SM1 = SM2 = 0)
DB15
DB0
DB15
DIN (I/O)
t
6 = 45 MAX, t7 = 30ns MIN, t8 = 20 MIN,
t
13 = 90 MAX, t14 = 50ns MAX
6
116
16
1
t
13
t
6
DIN BECOMES AN INPUT
t
6
POLARITY PIN
LOGIC HIGH
SCLK (I/P)
t
8
t
14
t
7
DATA WRITE
DATA READ
Figure 34. Timing Diagram for Read/Write Operation with DIN as an Input/Output and
SYNC Input Tied Low
(Interface Mode 1, SM1 = SM2 = 0)
DETAILED TIMING SECTION
Mode 1 (2-Wire 8051 Interface)
The read and writing takes place on the DIN line and the conver-
sion is initiated by pulsing the
CONVST pin (note that in every
write cycle the 2/
3 MODE bit must be set to 1). The conversion
may be started by setting the
CONVST bit in the control register
to 1 instead of using the
CONVST line.
Below in Figure 33 and in Figure 34 are the timing diagrams for
Interface Mode 1 in the 2-wire interface mode. Here the DIN pin
is used for both input and output as shown. The
SYNC input is
level-triggered active low and can be pulsed (Figure 33) or can be
constantly low (Figure 34).
In Figure 33, the part samples the input data on the rising edge
of SCLK. After the 16th rising edge of SCLK, the DIN is con-
figured as an output. When the
SYNC is taken high, the DIN is
three-stated. Taking
SYNC low disables the three-state on the
DIN pin and the first SCLK falling edge clocks out the first data
bit. Once the 16 clocks have been provided, the DIN pin will
automatically revert back to an input after a time t14. Note that a
continuous SCLK shown by the dotted waveform in Figure 33
can be used provided the
SYNC is low for only 16 clock pulses
in each of the read and write cycles. The POLARITY pin may
be used to change the SCLK edge which the data is sampled on
and clocked out on.
In Figure 34, the
SYNC line is tied low permanently, which
results in a different timing arrangement. With
SYNC tied low
permanently, the DIN pin will never be three-stated. The 16th
rising edge of SCLK configures the DIN pin as an input or an
output as shown in the diagram. Here no more than 16 SCLK
pulses must occur for each of the read and write operations.
If reading from and writing to the calibration registers in this
interface mode, all the selected calibration registers must be
read from or written to. The read and write operations cannot
be aborted. When reading from the calibration registers, the
DIN pin will remain as an output for the full duration of all
the calibration register read operations. When writing to the
calibration registers, the DIN pin will remain as an input for
the full duration of all the calibration register write operations.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9238BSTZRL-20 | IC ADC 12BIT DUAL 20MSPS 64LQFP |
| VI-B3T-MW-F3 | CONVERTER MOD DC/DC 6.5V 100W |
| SP310ECT-L/TR | IC DVR/RCVR RS232 5V SGL 18WSOIC |
| AD9238BCPZRL-20 | IC ADC 12BIT DUAL 20MSPS 64LFCSP |
| VI-B3T-MW-F2 | CONVERTER MOD DC/DC 6.5V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7851KRZ-REEL3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit 333 kSPS Serial A/D Converter |
| AD7853 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
| AD7853AN | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 24-Pin PDIP 制造商:Analog Devices 功能描述:ADC SGL SAR 200KSPS 12-BIT SERL 24PDIP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:SELF CAL.SERIAL 12-BIT ADC I.C. - Bulk 制造商:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
| AD7853ANZ | 功能描述:IC ADC 12BIT SRL 200KSPS 24-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7853AR | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 24-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:SELF CAL.SERIAL 12-BIT ADC I.C. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。