- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10162 > AD7851KNZ (Analog Devices Inc)IC ADC 14BIT SRL 333KSPS 24-DIP PDF資料下載
參數(shù)資料
| 型號： | AD7851KNZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 17/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT SRL 333KSPS 24-DIP |
| 標準包裝： | 15 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 333k |
| 數(shù)據(jù)接口： | 8051，QSPI?，串行，SPI? µP |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 89.25mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | 0°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 24-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 24-PDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個偽差分，單極；1 個偽差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD7851
–24–
REV. B
SERIAL INTERFACE SUMMARY
Table IX details the five interface modes and the serial clock
edges from which the data is clocked out by the AD7851
(DOUT edge) and that the data is latched in on (DIN edge).
The logic level of the POLARITY pin is shown and it is clear
that this reverses the edges.
In Interface Modes 4 and 5 the
SYNC always clocks out the
first data bit and SCLK will clock out the subsequent bits.
In Interface Modes 1, 2, and 3 the
SYNC is gated with the SCLK
and the POLARITY pin. Thus, the
SYNC may clock out the
MSB of data. Subsequent bits will be clocked out by the serial
clock, SCLK. The conditions for the
SYNC clocking out the
MSB of data is as follows.
With the POLARITY pin high, the falling edge of
SYNC will
clock out the MSB if the serial clock is low when the
SYNC
goes low.
With the POLARITY pin low, the falling edge of
SYNC will
clock out the MSB if the serial clock is high when the
SYNC
goes low.
Table IX. SCLK Active Edge for Different Interface Modes
Interface
POLARITY
DOUT
DIN
Mode
Pin
Edge
1, 2, 3
0
SCLK
↑
SCLK
↓
1SCLK
↓
SCLK
↑
4, 5
0
SCLK
↓
SCLK
↑
1SCLK
↑
SCLK
↓
Resetting the Serial Interface
When writing to the part via the DIN line there is the possibility
of writing data into the incorrect registers, such as the test regis-
ter for instance, or writing the incorrect data and corrupting the
serial interface. The
SYNC pin acts as a reset. Bringing the
SYNC pin high resets the internal shift register. The first data
bit after the next
SYNC falling edge will now be the first bit of
a new 16-bit transfer. It is also possible that the test register
contents were altered when the interface was lost. Therefore,
once the serial interface is reset, it may be necessary to write
the 16-bit word 0100 0000 0000 0010 to restore the test regis-
ter to its default value. Now the part and serial interface are
completely reset. It is always useful to retain the ability to pro-
gram the
SYNC line from a port of the
Controller/DSP to have
the ability to reset the serial interface.
Table X summarizes the interface modes provided by the
AD7851. It also outlines the various
P/C to which the par-
ticular interface is suited.
The interface mode is determined by the serial mode selection
Pins SM1 and SM2. Interface Mode 2 is the default mode.
Note that Interface Mode 1 and 2 have the same combination of
SM1 and SM2. Interface Mode 1 may only be set by program-
ming the control register (see the Control Register section).
External SCLK and
SYNC signals (SYNC may be hardwired
low) are required for Interfaces Modes 1, 2, and 3. In Interface
Modes 4 and 5, the AD7851 generates the SCLK and
SYNC.
Some of the more popular
Processors, Controllers, and the
DSP machines that the AD7851 will interface to directly are
mentioned here. This does not cover all
Cs, Ps, and DSPs. The
interface mode of the AD7851 that is mentioned here for a
specific
C, P, or DSP is only a guide and in most cases another
interface mode may work just as well.
A more detailed timing description on each of the interface
modes follows.
Table X. Interface Mode Description
SM1
SM2
Processor
Interface
Pin
Controller
Mode
00
8XC51
1 (2-Wire)
8XL51
DIN Is an Input/
PIC17C42
Output Pin
00
68HC11
2 (3-Wire, SPI/QSPI)
68L11
Default Mode
01
68HC16
3 (QSPI)
PIC16C64
External Serial
ADSP-21xx
Clock, SCLK, and
DSP56000
External Frame Sync,
DSP56001
SYNC Are Required
DSP56002
DSP56L002
TMS320C30
10
68HC16
4 (DSP Is Slave)
AD7851 Generates a
Noncontinuous
(16 Clocks) Serial
Clock, SCLK, and the
Frame Sync,
SYNC
11
ADSP-21xx
5 (DSP Is Slave)
DSP56000
AD7851 Generates a
DSP56001
Continuous Serial
DSP56002
Clock, SCLK, and the
DSP56L002
Frame Sync,
SYNC
TMS320C20
TMS320C25
TMS320C30
TMS320C5X
TMS320LC5X
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-25Y-MX | CONVERTER MOD DC/DC 3.3V 49.5W |
| MS27474E12F4P | CONN RCPT 4POS JAM NUT W/PINS |
| ADM3072EYRZ-REEL7 | IC TXRX RS485 3.3V HD 8-SOIC |
| VE-25X-MY | CONVERTER MOD DC/DC 5.2V 50W |
| MS27467E21A41S | CONN PLUG 41POS STRAIGHT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7851KR | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD7851KR-REEL | 制造商:Analog Devices 功能描述: |
| AD7851KRZ | 功能描述:IC ADC 14BIT SRL 333KSPS 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7851KRZ3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit 333 kSPS Serial A/D Converter |
| AD7851KRZ-REEL | 功能描述:IC ADC 14BIT SRL 333KSPS 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。