參數(shù)資料
型號(hào): AD7835BS
廠商: ANALOG DEVICES INC
元件分類: DAC
英文描述: LC2MOS Quad 14-Bit DAC
中文描述: QUAD, SERIAL INPUT LOADING, 14-BIT DAC, PQFP44
封裝: PLASTIC, QFP-44
文件頁(yè)數(shù): 14/16頁(yè)
文件大小: 404K
代理商: AD7835BS
REV. A
–14–
AD7834/AD7835
When writing to the DACs, the lower 8 bits must be written
first, followed by the upper 6 bits. The upper 6 bits should be
output on data lines D0 to D5. Once again, the upper address
lines of the processor are decoded to provide a
CS
signal. They
are also decoded in conjunction with lines A3 to A0 to provide a
LDAC
signal. Alternatively,
LDAC
can be driven by an exter-
nal timing circuit or, if it’s acceptable to allow the DAC output
to go to an intermediate value between 8-bit writes,
LDAC
can
be tied low.
Table VI. DAC Selection, 8-Bit Interface
Processor Address Lines
A3
A2
DAC Selected
A1
A0
1
1
0
0
0
0
0
0
0
0
X
X
0
0
0
0
1
1
1
1
X
X
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
Upper 6 Bits of All DACs
Lower 8 Bits of All DACs
Upper 6 Bits, DAC 1
Lower 8 Bits, DAC 1
Upper 6 Bits, DAC 2
Lower 8 Bits, DAC 2
Upper 6 Bits, DAC 3
Lower 8 Bits, DAC 3
Upper 6 Bits, DAC 4
Lower 8-Bits, DAC 4
APPLICATIONS
Serial Interface to Multiple AD7834s
Figure 27 shows how the Package Address pins of the AD7834
are used to address multiple AD7834s. The figure shows only
10 devices, but up to 32 AD7834s can each be assigned a
*
ADDITIONAL PINS
OMITTED FOR CLARITY
AD7834
*
DEVICE 0
PAEN
LDAC
FSYNC
SCLK
DIN
PA0
PA1
PA2
PA3
PA4
V
CC
V
CC
AD7834
*
DEVICE 9
PAEN
LDAC
FSYNC
SCLK
DIN
PA0
PA1
PA2
PA3
PA4
μCONTROLLER
CONTROL OUT
CONTROL OUT
SYNC OUT
SERIAL CLOCK OUT
SERIAL DATA OUT
AD7834
*
DEVICE 1
PAEN
LDAC
FSYNC
SCLK
DIN
PA0
PA1
PA2
PA3
PA4
Figure 27. Serial Interface to Multiple AD7834s
unique address by hardwiring each of the Package Address pins
to V
CC
or DGND. Normal operation of the device occurs when
PAEN
is low. When serial data is being written to the AD7834s,
only the device with the same package address as the package
address contained in the serial data will accept data into the
input registers. If, on the other hand,
PAEN
is high, the package
address is ignored and the data is loaded into the same channel
on each package.
The main limitation with multiple packages is the output update
rate. For example, if an output update rate of 10 kHz is re-
quired, then there are 100
μ
s to load all DACs. Assuming a se-
rial clock frequency of 10 MHz, it takes 2.5
μ
s to load data to
one DAC. Thus forty DACs or ten packages can be updated in
this time. As the update rate requirement decreases, the num-
ber of possible packages increases.
Opto-Isolated Interface
In many process control applications it is necessary to provide
an isolation barrier between the controller and the unit being
controlled. Opto-isolators can provide voltage isolation in ex-
cess of 3 kV. The serial loading structure of the AD7834 makes
it ideal for opto-isolated interfaces as the number of interface
lines is kept to a minimum. Figure 28 shows a 5-channel iso-
lated interface to the AD7834. Multiple devices are connected
to the outputs of the opto-coupler and controlled as explained
above. To reduce the number of opto-isolators, the
PAEN
line
doesn’t need to be controlled if it is not used. If the
PAEN
line
is not controlled by the microcontroller then it should be tied
low at each device. If simultaneous updating of the DACs is not
required, then
LDAC
pin on each part can be tied permanently
low and a further opto-isolator is not needed.
μCONTROLLER
CONTROL OUT
CONTROL OUT
SYNC OUT
SERIAL CLOCK OUT
SERIAL DATA OUT
OPTO-COUPLER
V
CC
TO
PAEN
s
TO
LDAC
s
TO
FSYNC
s
TO SCLKs
TO DINs
Figure 28. Opto-Isolated Interface
Automated Test Equipment
The AD7834/AD7835 is particularly suited for use in an auto-
mated test environment. Figure 29 shows the AD7835 provid-
ing the necessary voltages for the pin driver and the window
comparator in a typical ATE pin electronics configuration. Two
AD588s are used to provide reference voltages for the AD7835.
In the configuration shown, the AD588s are configured so that
the voltage at Pin 1 is 5 V greater than the voltage at Pin 9 and
the voltage at Pin 15 is 5 V less than the voltage at Pin 9.
One of the AD588s is used as a reference for DACs 1 and 2.
These DACs are used to provide high and low levels for the pin
driver. The pin driver may have an associated offset. This can
be nulled by applying an offset voltage to Pin 9 of the AD588.
First, the code 1000 . . . 0000 is loaded into the DAC1 latch
and the pin driver output is set to the DAC1 output. The
相關(guān)PDF資料
PDF描述
AD7836AS LC2MOS Quad 14-Bit DAC
AD7836 Quad 14-Bit DAC(14位四通道D/A轉(zhuǎn)換器)
AD7837 Complete, Dual 12-Bit MDACs(完備的雙12位乘法D/A轉(zhuǎn)換器)
AD7838 Octal, 13-Bit Voltage-Output DAC with Parallel Interface(并行接口,8通道13位電壓輸出D/A轉(zhuǎn)換器)
AD7855 3 V to 5 V Single Supply, 600 kSPS 12-Bit Sampling ADCs(單電源,600kSPS12位采樣A/D轉(zhuǎn)換器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7836 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Quad 14-Bit DAC
AD7836AS 制造商:Analog Devices 功能描述:DAC 4-CH R-2R 14-bit 44-Pin MQFP 制造商:Analog Devices 功能描述:IC 14-BIT DAC
AD7836ASZ 功能描述:IC DAC 14BIT QUAD LC2MOS 44MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
AD7837 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete, Dual 12-Bit MDACs
AD7837AN 功能描述:IC DAC 12BIT MULT DUAL 24-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k