參數(shù)資料
型號(hào): AD7785BRUZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 7/32頁(yè)
文件大小: 0K
描述: IC ADC 20BIT SIGMA-DELTA 16TSSOP
標(biāo)準(zhǔn)包裝: 96
位數(shù): 20
采樣率(每秒): 470
數(shù)據(jù)接口: MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 16-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 16-TSSOP
包裝: 管件
輸入數(shù)目和類型: 3 個(gè)差分,單極;3 個(gè)差分,雙極
產(chǎn)品目錄頁(yè)面: 779 (CN2011-ZH PDF)
配用: EVAL-AD7785EBZ-ND - BOARD EVALUATION FOR AD7785
AD7785
Rev. 0 | Page 15 of 32
STATUS REGISTER
RS2, RS1, RS0 = 0, 0, 0; Power-On/Reset = 0x88
The status register is an 8-bit read-only register. To access the ADC status register, the user must write to the communications register,
select the next operation to be a read, and load Bit RS2, Bit RS1, and Bit RS0 with 0. Table 11 outlines the bit designations for the status
register. SR0 through SR7 indicate the bit locations, and SR denotes that the bits are in the status register. SR7 denotes the first bit of the
data stream. The number in parentheses indicates the power-on/reset default status of that bit.
SR7
SR6
SR5
SR4
SR3
SR2
SR1
SR0
RDY(1)
ERR(0)
0(0)
1 (1)
CH2(0)
CH1(0)
CH0(0)
Table 11. Status Register Bit Designations
Bit Location
Bit Name
Description
SR7
RDY
Ready Bit for ADC. Cleared when data is written to the ADC data register. The RDY bit is set automatically
after the ADC data register has been read or a period before the data register is updated with a new
conversion result to indicate to the user not to read the conversion data. It is also set when the part is
placed in power-down mode. The end of a conversion is indicated by the DOUT/RDY pin also. This pin can
be used as an alternative to the status register for monitoring the ADC for conversion data.
SR6
ERR
ADC Error Bit. This bit is written to at the same time as the RDY bit. Set to indicate that the result written to
the ADC data register has been clamped to all 0s or all 1s. Error sources include overrange and underrange.
Cleared by a write operation to start a conversion.
SR5 to SR4
0
These bits are automatically cleared.
SR3
1
This bit is automatically set on the AD7785.
SR2 to SR0
CH2 to CH0
These bits indicate which channel is being converted by the ADC.
MODE REGISTER
RS2, RS1, RS0 = 0, 0, 1; Power-On/Reset = 0x000A
The mode register is a 16-bit register from which data can be read or to which data can be written. This register is used to select the
operating mode, update rate, and clock source. Table 12 outlines the bit designations for the mode register. MR0 through MR15 indicate
the bit locations, MR denoting the bits are in the mode register. MR15 denotes the first bit of the data stream. The number in parentheses
indicates the power-on/reset default status of that bit. Any write to the setup register resets the modulator and filter and sets the RDY bit.
MR15
MR14
MR13
MR12
MR11
MR10
MR9
MR8
MD2(0)
MD1(0)
MD0(0)
0(0)
MR7
MR6
MR5
MR4
MR3
MR2
MR1
MR0
CLK1(0)
CLK0(0)
0(0)
FS3(1)
FS2(0)
FS1(1)
FS0(0)
Table 12. Mode Register Bit Designations
Bit Location
Bit Name
Description
MR15 to MR13
MD2 to MD0
Mode Select Bits. These bits select the operational mode of the AD7785 (see Table 13).
MR12 to MR8
0
These bits must be programmed with a Logic 0 for correct operation.
MR7 to MR6
CLK1 to CLK0
These bits are used to select the clock source for the AD7785. Either an on-chip 64 kHz clock or an external
clock can be used. The ability to override using an external clock allows several AD7785 devices to be
synchronized. In addition, 50 Hz/60 Hz is improved when an accurate external clock drives the AD7785.
CLK1
CLK0
ADC Clock Source
0
Internal 64 kHz Clock. Internal clock is not available at the CLK pin.
0
1
Internal 64 kHz Clock. This clock is made available at the CLK pin.
1
0
External 64 kHz Clock Used. An external clock gives better 50 Hz/60 Hz rejection. See
specifications for external clock.
1
External Clock Used. The external clock is divided by 2 within the AD7785.
MR5 to MR4
0
These bits must be programmed with a Logic 0 for correct operation.
MR3 to MR0
FS3 to FS0
Filter Update Rate Select Bits (see Table 14).
相關(guān)PDF資料
PDF描述
AD7685BCPZRL7 IC ADC 16BIT SAR 250KSPS 10LFCSP
CMP04FS-REEL IC COMPARATOR QUAD LP 14-SOIC
CMP401GS IC COMPARATOR LV 23NS 16-SOIC
CMP04FSZ-REEL IC COMPARATOR QUAD LP 14SOIC
AD790JR-REEL7 IC COMPARATOR PREC W/LATCH 8SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7785BRUZ-REEL 功能描述:IC ADC 20BIT 3CH LN LP 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端,單極
AD7787 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, 2-Channel 24-Bit Sigma-Delta ADC
AD7787_13 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, 2-Channel 24-Bit Sigma-Delta ADC
AD7787BRM 功能描述:IC ADC 24BIT LP 2CH SIG 10-MSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端,單極
AD7787BRM-REEL 功能描述:IC ADC 24BIT LP 2CH SIG 10-MSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端,單極