
AD7710
REV. F
–7–
PIN FUNCTION DESCRIPTIONS
Pin
Mnemonic
Function
1
SCLK
Serial Clock. Logic Input/Output depending on the status of the MODE pin. When MODE is high, the
device is in its self-clocking mode and the SCLK pin provides a serial clock output. This SCLK becomes
active when
RFS
or
TFS
goes low and it goes high impedance when either
RFS
or
TFS
returns high or when
the device has completed transmission of an output word. When MODE is low, the device is in its external
clocking mode and the SCLK pin acts as an input. This input serial clock can be a continuous clock with all
data transmitted in a continuous train of pulses. Alternatively, it can be a noncontinuous clock with the
information being transmitted to the AD7710 in smaller batches of data.
Master Clock signal for the device. This can be provided in the form of a crystal or external clock. A crystal
can be tied across the MCLK IN and MCLK OUT pins. Alternatively, the MCLK IN pin can be driven with
a CMOS compatible clock and MCLK OUT left unconnected. The clock input frequency is nominally
10 MHz.
MCLK OUT When the master clock for the device is a crystal, the crystal is connected between MCLK IN and MCLK
OUT.
A0
Address Input. With this input low, reading and writing to the device is to the control register. With this
input high, access is to either the data register or the calibration registers.
SYNC
Logic Input which allows for synchronization of the digital filters when using a number of AD7710s. It resets
the nodes of the digital filter.
MODE
Logic Input. When this pin is high, the device is in its self-clocking mode; with this pin low, the device is in
its external clocking mode.
AIN1(+)
Analog Input Channel 1. Positive input of the programmable gain differential analog input. The AIN1(+)
input is connected to an output current source which can be used to check that an external transducer has
burned out or gone open circuit. This output current source can be turned on/off via the control register.
AIN1(–)
Analog Input Channel 1. Negative input of the programmable gain differential analog input.
AIN2(+)
Analog Input Channel 2. Positive input of the programmable gain differential analog input.
AIN2(–)
Analog Input Channel 2. Negative input of the programmable gain differential analog input.
V
SS
Analog Negative Supply, 0 V to –5 V. Tied to AGND for single supply operation. The input voltage on
AIN1 or AIN2 should not go > 30 mV negative w.r.t. V
SS
for correct operation of the device.
AV
DD
Analog Positive Supply Voltage, +5 V to +10 V.
V
BIAS
Input Bias Voltage. This input voltage should be set such that V
BIAS
+ 0.85
×
V
REF
< AV
DD
and V
BIAS
–
0.85
×
V
REF
> V
SS
where V
REF
is REF IN(+) – REF IN(–). Ideally, this should be tied halfway between
AV
DD
, and V
SS
. Thus with AV
DD
= +5 V and V
SS
= 0 V, it can be tied to REF OUT; with AV
DD
= +5 V
and V
SS
= –5 V, it can be tied to AGND while with AV
DD
= +10 V, it can be tied to +5 V.
REF IN(–)
Reference Input. The REF IN(–) can lie anywhere between AV
DD
and V
SS
provided REF IN(+) is greater
than REF IN(–).
REF IN(+)
Reference Input. The reference input is differential providing that REF IN(+) is greater than REF IN(–).
REF IN(+) can lie anywhere between AV
DD
and V
SS
.
REF OUT
Reference Output. The internal +2.5 V reference is provided at this pin. This is a single ended output which
is referred to AGND. It is a buffered output which is capable of providing 1 mA to an external load.
I
OUT
Compensation Current Output. A 20
μ
A constant current is provided at this pin. This current can be used in
association with an external thermistor to provide cold junction compensation in thermocouple applications.
This current can be turned on or off via the control register.
AGND
Ground reference point for analog circuitry.
2
MCLK IN
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18