AVDD = DVDD = 5 V; OVDD = 2.7 V to 5.5 V; VCC = 15 V; VEE = 15 V; V
參數(shù)資料
型號(hào): AD7610BSTZ-RL
廠商: Analog Devices Inc
文件頁(yè)數(shù): 28/32頁(yè)
文件大?。?/td> 0K
描述: IC ADC 16BIT 250KSPS 48-LQFP
標(biāo)準(zhǔn)包裝: 2,000
系列: PulSAR®
位數(shù): 16
采樣率(每秒): 250k
數(shù)據(jù)接口: 串行,并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 110mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 1 個(gè)差分,單極;1 個(gè)差分,雙極
Data Sheet
AD7610
Rev. A | Page 5 of 32
TIMING SPECIFICATIONS
AVDD = DVDD = 5 V; OVDD = 2.7 V to 5.5 V; VCC = 15 V; VEE = 15 V; VREF = 5 V; all specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter
Symbol
Min
Typ
Max
Unit
CONVERSION AND RESET (See Figure 33 and Figure 34)
Convert Pulse Width
t1
10
ns
Time Between Conversions
t2
4
μs
CNVST Low to BUSY High Delay
t3
35
ns
BUSY High (Except Master Serial Read After Convert)
t4
1.45
μs
Aperture Delay
t5
2
ns
End of Conversion to BUSY Low Delay
t6
10
ns
Conversion Time
t7
1.45
μs
Acquisition Time
t8
380
ns
RESET Pulse Width
t9
10
ns
PARALLEL INTERFACE MODES (See Figure 35 and Figure 37)
CNVST Low to DATA Valid Delay
t10
1.41
μs
DATA Valid to BUSY Low Delay
t11
20
ns
Bus Access Request to DATA Valid
t12
40
ns
Bus Relinquish Time
t13
2
15
ns
MASTER SERIAL INTERFACE MODES1 (See Figure 39 and Figure 40)
CS Low to SYNC Valid Delay
t14
10
ns
CS Low to Internal SDCLK Valid Delay1
t15
10
ns
CS Low to SDOUT Delay
t16
10
ns
CNVST Low to SYNC Delay, Read During Convert
t17
560
ns
SYNC Asserted to SDCLK First Edge Delay
t18
3
ns
Internal SDCLK Period2
t19
30
45
ns
Internal SDCLK High2
t20
15
ns
Internal SDCLK Low2
t21
10
ns
SDOUT Valid Setup Time2
t22
4
ns
SDOUT Valid Hold Time2
t23
5
ns
SDCLK Last Edge to SYNC Delay2
t24
5
ns
CS High to SYNC HI-Z
t25
10
ns
CS High to Internal SDCLK HI-Z
t26
10
ns
CS High to SDOUT HI-Z
t27
10
ns
BUSY High in Master Serial Read After Convert2
t28
CNVST Low to SYNC Delay, Read After Convert
t29
1.31
μs
SYNC Deasserted to BUSY Low Delay
t30
25
ns
SLAVE SERIAL/SERIAL CONFIGURATION INTERFACE MODES1 (See Figure 42,
External SDCLK, SCCLK Setup Time
t31
5
ns
External SDCLK Active Edge to SDOUT Delay
t32
2
18
ns
SDIN/SCIN Setup Time
t33
5
ns
SDIN/SCIN Hold Time
t34
5
ns
External SDCLK/SCCLK Period
t35
25
ns
External SDCLK/SCCLK High
t36
10
ns
External SDCLK/SCCLK Low
t37
10
ns
1
In serial interface modes, the SDSYNC, SDSCLK, and SDOUT timings are defined with a maximum load CL of 10 pF; otherwise, the load is 60 pF maximum.
2
In serial master read during convert mode. See Table 4 for serial mode read after convert mode.
相關(guān)PDF資料
PDF描述
SF7381-4SG-3ES CONN RCPT 4POS PNL MNT SKT
VE-22Z-MY CONVERTER MOD DC/DC 2V 20W
MS27513E16A35S CONN RCPT 55POS BOX MNT W/SCKT
CXS3106A181P CONN PLUG 10POS STRGHT PIN
SP3243EUCR-L IC TXRX RS232 INTELLIGENT 32QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7611ACP 制造商:Analog Devices 功能描述:1MSPS, 16-BIT ADC S/W PROG. INPUT RANGES - Bulk
AD7611AST 制造商:Analog Devices 功能描述:1MSPS, 16-BIT ADC S/W PROG. INPUT RANGES - Bulk
AD7612 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 1 MSPS, Differential, Programmable Input PulSAR ADC
AD7612BCPZ 功能描述:IC ADC 16BIT 750KSPS SAR 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD7612BCPZ-RL 功能描述:IC ADC 16BIT 750KSPS SAR 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極