![](http://datasheet.mmic.net.cn/Analog-Devices-Inc/AD5735ACPZ-REEL7_datasheet_100248/AD5735ACPZ-REEL7_38.png)
AD5735
Data Sheet
Rev. C | Page 38 of 48
Status Register
The status register is a read-only register. This register contains
any fault information, as a well as a ramp active bit (Bit D9) and
a user toggle bit (Bit D11). When the STATREAD bit in the
main control register is set, the status register contents can be
read back on the SDO pin during every write sequence. Alterna-
tively, if the STATREAD bit is not set, the status register can be
read using the normal readback operation (see the
ReadbackTable 32. Decoding the Status Register
MSB
LSB
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
DC-DCD DC-DCC DC-DCB DC-DCA User
toggle
PEC
error
Ramp
active
Over
temp
V
OUT_D
fault
V
OUT_C
fault
V
OUT_B
fault
V
OUT_A
fault
I
OUT_D
fault
I
OUT_C
fault
I
OUT_B
fault
I
OUT_A
fault
Table 33. Status Register Bit Descriptions
Bit Name
Description
DC-DCD
In current output mode, this bit is set if the dc-to-dc converter on Channel D cannot maintain compliance, for example, if
the dc-to-dc converter is reaching its V
Functionality section for more information about the operation of this bit under this condition.
In voltage output mode, this bit is set if the dc-to-dc converter on Channel D is unable to regulate to 15 V as expected.
When this bit is set, it does not result in the FAULT pin going high.
DC-DCC
In current output mode, this bit is set if the dc-to-dc converter on Channel C cannot maintain compliance, for example, if
the dc-to-dc converter is reaching its V
Functionality section for more information about the operation of this bit under this condition.
In voltage output mode, this bit is set if the dc-to-dc converter on Channel C is unable to regulate to 15 V as expected.
When this bit is set, it does not result in the FAULT pin going high.
DC-DCB
In current output mode, this bit is set if the dc-to-dc converter on Channel B cannot maintain compliance, for example, if
the dc-to-dc converter is reaching its V
Functionality section for more information about the operation of this bit under this condition.
In voltage output mode, this bit is set if the dc-to-dc converter on Channel B is unable to regulate to 15 V as expected.
When this bit is set, it does not result in the FAULT pin going high.
DC-DCA
In current output mode, this bit is set if the dc-to-dc converter on Channel A cannot maintain compliance, for example, if
the dc-to-dc converter is reaching its V
Functionality section for more information about the operation of this bit under this condition.
In voltage output mode, this bit is set if the dc-to-dc converter on Channel A is unable to regulate to 15 V as expected.
When this bit is set, it does not result in the FAULT pin going high.
User Toggle
User toggle bit. This bit is set or cleared via the software register and can be used to verify data communications, if needed.
PEC Error
Denotes a PEC error on the last data-word received over the SPI interface.
Ramp Active
This bit is set while any output channel is slewing (digital slew rate control is enabled on at least one channel).
Over Temp
This bit is set if th
e AD5735 core temperature exceeds approximately 150°C.
V
OUT_D Fault
This bit is set if a fault is detected on the V
OUT_D pin.
V
OUT_C Fault
This bit is set if a fault is detected on the V
OUT_C pin.
V
OUT_B Fault
This bit is set if a fault is detected on the V
OUT_B pin.
V
OUT_A Fault
This bit is set if a fault is detected on the V
OUT_A pin.
I
OUT_D Fault
This bit is set if a fault is detected on the I
OUT_D pin.
I
OUT_C Fault
This bit is set if a fault is detected on the I
OUT_C pin.
I
OUT_B Fault
This bit is set if a fault is detected on the I
OUT_B pin.
I
OUT_A Fault
This bit is set if a fault is detected on the I
OUT_A pin.