- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11674 > AD2S90APZ (Analog Devices Inc)IC R/D CONV 12BIT 20-PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD2S90APZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 12/12頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC R/D CONV 12BIT 20-PLCC |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | R/D 轉(zhuǎn)換器 |
| 輸入類型： | 并聯(lián) |
| 輸出類型： | 數(shù)字 |
| 接口： | 串行 |
| 電流 - 電源： | 10mA |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 20-PLCC（9x9） |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁(yè)面： | 790 (CN2011-ZH PDF) |
AD2S90
REV. D
–9–
REMOTE MULTIPLE SENSOR INTERFACING
The DATA output of the AD2S90 is held in a high impedance
state until
CS is taken LO. This allows a user to operate the
AD2S90 in an application with more than one converter con-
nected on the same line. Figure 16 shows four resolvers inter-
faced to four AD2S90s. Excitation for the resolvers is provided
locally by an oscillator.
SCLK, DATA and two address lines are fed down low loss
cables suitable for communication links. The two address lines
are decoded locally into
CS for the individual converters. Data
is received and transmitted using transmitters and receivers.
2-4 DECODING
(74HC139)
CS1 CS2 CS3 CS4
A0
A1
SCLK
DATA
VDD
VSS
0V
AD2S90
1
RES1
AD2S90
2
RES2
AD2S90
3
RES3
AD2S90
4
RES4
4
2
OSC
BUFFER
Figure 16. Remote Sensor Interfacing
CIRCUIT DYNAMICS/ERROR SOURCES
Transfer Function
The AD2S90 operates as a Type 2 tracking servo loop. An
integrator and VCO/counter perform the two integrations inher-
ent in a Type 2 loop.
The overall system response of the AD2S90 is that of a unity
gain second order low-pass filter, with the angle of the resolver
as the input and the digital position data as the output. Figure
17 illustrates the AD2S90 system diagram.
A2 (S)
A1 (S)
IN
VEL OUT
OUT
Figure 17. AD2S90 Transfer Function
The open-loop transfer function is given by:
θ
OUT
θ
IN
=
K1K2
s
2
(1
+ st
1 )
1
+ st
2
(5)
where:
As
K
s
st
1
11
2
1
()
=
+
tms
ts
1
2
10
90
=
.
(6)
As
K
s
K
V
LSB
K
LSB V
2
1
2
4 875
614 400
()
./(
sec)
,
/(
sec)
=
=×
(7)
The AD2S90 acceleration constant is given by:
KK
K
a
=×
×
12
30 10
.
sec
(8)
The AD2S90’s design has been optimized with a critically
damped response. The closed-loop transfer function is given by:
θ
OUT
IN
st
s
KK
st
KK
=
+
++
+
1
2
12
3
2
12
(9)
The normalized gain and phase diagrams are given in Figures 18
and 19.
5
–45
–30
–40
10
–35
1
–15
–25
–20
–10
–5
0
1k
100
FREQUENCY – Hz
10k
Figure 18. AD2S90 Gain Plot
FREQUENCY – Hz
0
–180
10k
–140
–160
10
1
–120
–100
–80
–60
–40
–20
1k
100
Figure 19. AD2S90 Phase Plot
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 226990-3 | CONN JACK BNC RT/A 50OHM PCB AU |
| AD598JRZ | IC LVDT SGNL COND OSC/REF 20SOIC |
| 221185-2 | CONN PLUG BNC 75 OHM DUAL CRIMP |
| AD698APZ | IC LVDT SIGNAL COND 28-PLCC |
| 221185-8 | CONN PLUG BNC 75 OHM DUAL CRIMP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD2S90APZ-MOOG | 制造商:Analog Devices 功能描述: |
| AD2S90APZ-RL7 | 功能描述:IC R/D CONV 12BIT 20-PLCC 制造商:analog devices inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:250 |
| AD2S90-EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Bulk |
| AD2S93 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost LVDT-to-Digital Converter |
| AD2S93AP | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost LVDT-to-Digital Converter |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。