2-8 Revision 13 Power Consumption of Various Internal Resources SSTL3 (I) 30 3.3 26.02 114.87 SSTL3 (II" />
參數(shù)資料
型號: A3PE-STARTER-KIT-2
廠商: Microsemi SoC
文件頁數(shù): 78/162頁
文件大?。?/td> 0K
描述: KIT EVAL FOR A3PE1500 PROASIC3
產(chǎn)品變化通告: Kit/Part Number Change 25/Jul/2012
標(biāo)準(zhǔn)包裝: 1
系列: ProASIC3
類型: FPGA
適用于相關(guān)產(chǎn)品: A3PE1500
所含物品: 板,電源,編程器
其它名稱: 1100-1144
A3PE-STARTER-KIT
ProASIC3E DC and Switching Characteristics
2-8
Revision 13
Power Consumption of Various Internal Resources
SSTL3 (I)
30
3.3
26.02
114.87
SSTL3 (II)
30
3.3
42.21
131.76
Differential
LVDS/B-LVDS/M-LVDS
2.5
7.70
89.62
LVPECL
3.3
19.42
168.02
Notes:
1. Dynamic power consumption is given for standard load and software default drive strength and output slew.
2. PDC3 is the static power (where applicable) measured on VCCI.
3. PAC10 is the total dynamic power measured on VCC and VCCI.
4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.
Table 2-9 Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings (continued)
CLOAD
(pF)
VCCI
(V)
Static Power
PDC3 (mW)2
Dynamic Power
PAC10 (W/MHz)3
Table 2-10 Different Components Contributing to the Dynamic Power Consumption in ProASIC3E Devices
Parameter
Definition
Device-Specific Dynamic Contributions
(W/MHz)
A3PE600
A3PE1500
A3PE3000
PAC1
Clock contribution of a Global Rib
12.77
16.21
19.7
PAC2
Clock contribution of a Global Spine
1.85
3.06
4.16
PAC3
Clock contribution of a VersaTile row
0.88
PAC4
Clock contribution of a VersaTile used as a sequential
module
0.12
PAC5
First contribution of a VersaTile used as a sequential
module
0.07
PAC6
Second contribution of a VersaTile used as a sequential
module
0.29
PAC7
Contribution of a VersaTile used as a combinatorial
module
0.29
PAC8
Average contribution of a routing net
0.70
PAC9
Contribution of an I/O input pin (standard-dependent)
PAC10
Contribution of an I/O output pin (standard-dependent)
PAC11
Average contribution of a RAM block during a read
operation
25.00
PAC12
Average contribution of a RAM block during a write
operation
30.00
PAC13
Static PLL contribution
2.55 mW
PAC14
Dynamic contribution for PLL
2.60
Note: For a different output load, drive strength, or slew rate, Microsemi recommends using the Microsemi power
calculator or SmartPower in Libero SoC.
相關(guān)PDF資料
PDF描述
0210490279 CABLE JUMPER 1.25MM .051M 22POS
EBM22DCMD-S288 CONN EDGECARD 44POS .156 EXTEND
ECA14DRMI-S288 CONN EDGECARD 28POS .125 EXTEND
0210490905 CABLE JUMPER 1.25MM .102M 21POS
MPC8377E-RDBA BOARD REF DES MPC8377 REV 2.1
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A3PFA1X201J1 制造商:APEM 功能描述:Pushbutton,A3,latching,12V,red
A3PFA1X201J2 制造商:APEM 功能描述:Pushbutton,latching,12V,green
A3PFA1X201J3 制造商:APEM 功能描述:Pushbutton,latching,12V,amber
A3PFA1X201J4 制造商:APEM 功能描述:Pushbutton,A3,latching,12V,blue
A3PFA1X201K1 制造商:APEM 功能描述:Pushbutton,A3,latching 24V,red