![](http://datasheet.mmic.net.cn/Microsemi-SoC/M1A3PE3000L-1FG896I_datasheet_98056/M1A3PE3000L-1FG896I_68.png)
ProASIC3E DC and Switching Characteristics
2-54
Revision 13
Fully Registered I/O Buffers with Synchronous Enable and
Asynchronous Clear
Figure 2-26 Timing Model of the Registered I/O Buffers with Synchronous Enable and Asynchronous Clear
Enable
CLK
Pad
Out
CLK
Enable
CLR
Data_out
Data
Y
AA
EOUT
DOUT
Core
Array
DQ
DFN1E1C1
E
CLR
DQ
DFN1E1C1
E
CLR
DQ
DFN1E1C1
E
CLR
D_Enable
BB
CC
DD
EE
FF
GG
LL
HH
JJ
KK
CLKBUF
INBUF
TRIBUF
INBUF
CLKBUF
INBUF
Data Input I/O Register with
Active High Enable
Active High Clear
Positive-Edge Triggered
Data Output Register and
Enable Output Register with
Active High Enable
Active High Clear
Positive-Edge Triggered