參數(shù)資料
型號(hào): A1415A-PL84C
元件分類(lèi): FPGA
英文描述: FPGA, 200 CLBS, 1500 GATES, 125 MHz, PQCC84
封裝: PLASTIC, MS-007-AE, LCC-84
文件頁(yè)數(shù): 38/68頁(yè)
文件大小: 489K
代理商: A1415A-PL84C
1-217
Accelerator Series FPGAs – ACT 3 Family
A14100A, A14V100A Timing Characteristics (continued)
(Worst-Case Commercial Conditions
)
Note:
1.
Delays based on 35pF loading.
I/O Module – TTL Output Timing1
‘–3’ Speed
‘–2’ Speed
‘–1’ Speed
‘Std’ Speed
3.3V Speed
Parameter
Description
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max. Units
tDHS
Data to Pad, High Slew
5.0
5.6
6.4
7.5
9.8
ns
tDLS
Data to Pad, Low Slew
8.0
9.0
10.2
12.0
15.6
ns
tENZHS
Enable to Pad, Z to H/L,
Hi Slew
4.0
4.5
5.1
6.0
7.8
ns
tENZLS
Enable to Pad, Z to H/L,
Lo Slew
7.4
8.3
9.4
11.0
14.3
ns
tENHSZ
Enable to Pad, H/L to Z,
Hi Slew
8.0
9.0
10.2
12.0
15.6
ns
tENLSZ
Enable to Pad, H/L to Z,
Lo Slew
7.4
8.3
9.4
11.0
14.3
ns
tCKHS
IOCLK Pad to Pad H/L,
Hi Slew
9.5
10.5
12.0
15.6
ns
tCKLS
IOCLK Pad to Pad H/L,
Lo Slew
12.8
15.3
17.0
22.1
ns
dTLHHS
Delta Low to High, Hi Slew
0.02
0.03
0.04
ns/pF
dTLHLS
Delta Low to High, Lo Slew
0.05
0.06
0.07
0.09
ns/pF
dTHLHS
Delta High to Low, Hi Slew
0.04
0.05
0.07
ns/pF
dTHLLS
Delta High to Low, Lo Slew
0.05
0.06
0.07
0.09
ns/pF
I/O Module – CMOS Output Timing1
tDHS
Data to Pad, High Slew
6.2
7.0
7.9
9.3
12.1
ns
tDLS
Data to Pad, Low Slew
11.7
13.1
14.9
17.5
22.8
ns
tENZHS
Enable to Pad, Z to H/L,
Hi Slew
5.2
5.9
6.6
7.8
10.1
ns
tENZLS
Enable to Pad, Z to H/L,
Lo Slew
8.9
10.0
11.3
13.3
17.3
ns
tENHSZ
Enable to Pad, H/L to Z,
Hi Slew
8.0
9.0
10.0
12.0
15.6
ns
tENLSZ
Enable to Pad, H/L to Z,
Lo Slew
7.4
8.3
9.4
11.0
14.3
ns
tCKHS
IOCLK Pad to Pad H/L,
Hi Slew
10.4
12.4
13.8
17.9
ns
tCKLS
IOCLK Pad to Pad H/L,
Lo Slew
14.5
17.4
19.3
25.1
ns
dTLHHS
Delta Low to High, Hi Slew
0.04
0.05
0.06
0.08
ns/pF
dTLHLS
Delta Low to High, Lo Slew
0.07
0.08
0.09
0.11
0.14
ns/pF
dTHLHS
Delta High to Low, Hi Slew
0.03
0.04
0.05
ns/pF
dTHLLS
Delta High to Low, Lo Slew
0.04
0.05
0.07
ns/pF
相關(guān)PDF資料
PDF描述
A1415A-PLG84C FPGA, 200 CLBS, 1500 GATES, 125 MHz, PQCC84
A1415A-PQ100C FPGA, 200 CLBS, 1500 GATES, 125 MHz, PQFP100
A1415A-PQG100C FPGA, 200 CLBS, 1500 GATES, 125 MHz, PQFP100
A1415A-VQ100C FPGA, 200 CLBS, 1500 GATES, 125 MHz, PQFP100
A1415A-VQG100C FPGA, 200 CLBS, 1500 GATES, 125 MHz, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A1415A-PL84I 功能描述:IC FPGA 1500 GATES 84-PLCC RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:ACT™ 3 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門(mén)數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A1415A-PL84M 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 Family 1.5K Gates 200 Cells 125MHz 0.8um Technology 5V 84-Pin PLCC 制造商:Microsemi SOC Products Group 功能描述:FPGA ACT 3 1.5K GATES 200 CELLS 125MHZ 0.8UM 5V 84PLCC - Rail/Tube 制造商:Microsemi Corporation 功能描述:IC FPGA 1500 GATES 84-PLCC MIL
A1415A-PLG84C 功能描述:IC FPGA 1500 GATES 84-PLCC RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:ACT™ 3 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門(mén)數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A1415A-PLG84I 功能描述:IC FPGA 1500 GATES 84-PLCC RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:ACT™ 3 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門(mén)數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A1415A-PLG84M 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 Family 1.5K Gates 200 Cells 125MHz 0.8um (CMOS) Technology 5V 84-Pin PLCC 制造商:Microsemi SOC Products Group 功能描述:FPGA ACT 3 1.5K GATES 200 CELLS 125MHZ 0.8UM 5V 84PLCC - Rail/Tube 制造商:Microsemi Corporation 功能描述:IC FPGA 1500 GATES 84-PLCC MIL