![](http://datasheet.mmic.net.cn/230000/9S12T64AF16V1_datasheet_15574448/9S12T64AF16V1_42.png)
Central Processing Unit (CPU)
MC9S12T64Revision 1.1.1
42
Central Processing Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
EMINM
oprx0_xysppc
EMINM
oprx9
,
xysppc
EMINM
oprx16
,
xysppc
EMINM[D,
xysppc
]
EMINM[
oprx16
,
xysppc
]
Extended minimum in M; put smaller
of
2 unsigned 16-bit values in M
MIN[(D), (M:M+1)]
M:M+1
N, Z, V, C bits reflect result of internal
compare [(D)–(M:M+1)]
Extended multiply, unsigned
(D)
×
(Y)
Y:D; 16 by 16 to 32-bit
Extendedmultiply,signed
(D)
×
(Y)
Y:D;16by16to32-bit
IDX
IDX1
IDX2
[D,IDX]
[IDX2]
18 1F xb
18 1F xb ff
18 1F xb ee ff
18 1F xb
18 1F xb ee ff
ORPW
ORPWO
OfRPWP
OfIfRPW
OfIPRPW
EMUL
INH
13
ffO
EMULS
INH
18 13
OfO
OffO
(if followed by
page 2 instruction)
EORA#
opr8i
EORA
opr8a
EORA
opr16a
EORA
oprx0_xysppc
EORA
oprx9
,
xysppc
EORA
oprx16
,
xysppc
EORA[D,
xysppc
]
EORA[
oprx16
,
xysppc
]
EORB#
opr8i
EORB
opr8a
EORB
opr16a
EORB
oprx0_xysppc
EORB
oprx9
,
xysppc
EORB
oprx16
,
xysppc
EORB[D,
xysppc
]
EORB[
oprx16
,
xysppc
]
ETBL
oprx0_xysppc
Exclusive ORA
(A)
⊕
(M)
A
or (A)
⊕
imm
A
IMM
DIR
EXT
IDX
IDX1
IDX2
[D,IDX]
[IDX2]
IMM
DIR
EXT
IDX
IDX1
IDX2
[D,IDX]
[IDX2]
IDX
88 ii
98 dd
B8 hh ll
A8 xb
A8 xb ff
A8 xb ee ff
A8 xb
A8 xb ee ff
P
rPf
rPO
rPf
rPO
frPP
fIfrPf
fIPrPf
Exclusive ORB
(B)
⊕
(M)
B
or (B)
⊕
imm
B
C8 ii
D8 dd
F8 hh ll
E8 xb
E8 xb ff
E8 xb ee ff
E8 xb
E8 xb ee ff
P
rPf
rPO
rPf
rPO
frPP
fIfrPf
fIPrPf
Extendedtablelookupandinterpolate,
16-bit;(M:M+1)+
[(B)
×
((M+2:M+3)–(M:M+1))]
D
18 3F xb
ORRffffffP
Beforeexecuting ETBL,initializeBwithfractionalpartoflookupvalue;initializeindexregistertopointtofirsttableentry(M:M+1).No extensions or
indirectaddressingallowed.
EXG
abcdxysp
,
abcdxysp
Exchangeregistercontents
(r1)
(r2)r1andr2samesize
$00:(r1)
r2r1=8-bit;r2=16-bit
(r1
L
)
(r2)r1=16-bit;r2=8-bit
FDIV
Fractionaldivide;(D)
÷
(X)
X
remainder
D; 16by16-bit
IBEQ
abdxysp
,
rel9
Incrementandbranchifequalto0
(counter)+1
counter
If (counter)=0,thenbranch
IBNE
abdxysp
,
rel9
Incrementandbranchifnotequalto0
(counter)+1
counter
If (counter)
≠
0,thenbranch
IDIV
Integerdivide, unsigned;(D)
÷
(X)
X
Remainder
D; 16by16-bit
IDIVS
Integerdivide, signed; (D)
÷
(X)
X
Remainder
D; 16by16-bit
INC
opr16a
INC
oprx0_xysppc
INC
oprx9
,
xysppc
INC
oprx16
,
xysppc
INC[D,
xysppc
]
INC[
oprx16
,
xysppc
]
INCA
INCB
IncrementB;(B)+1
B
INH
B7 eb
P
INH
18 11
OffffffffffO
REL
(9-bit)
04 lb rr
PPP
(branch)
PPO
(no branch)
REL
(9-bit)
04 lb rr
PPP
(branch)
PPO
(no branch)
INH
18 10
OffffffffffO
INH
18 15
OffffffffffO
IncrementM;(M)+1
M
IncrementA;(A)+1
A
EXT
IDX
IDX1
IDX2
[D,IDX]
[IDX2]
INH
INH
72 hh ll
62 xb
62 xb ff
62 xb ee ff
62 xb
62 xb ee ff
42
52
rPwO
rPw
rPwO
frPwP
fIfrPw
fIPrPw
O
O
Table 4 Instruction Set Summary (Continued)
Source Form
Operation
Address
Mode
Machine
Coding (Hex)
Access Detail
S X H I N Z V C
– – – –
– – – –
–
– – – –
–
– – – –
0 –
– – – –
0 –
– – – –
–
– – – – – – – –
– – – – –
– – – – – – – –
– – – – – – – –
– – – – –
0
– – – –
– – – –
–
F
Freescale Semiconductor, Inc.
n
.