- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25565 > 9E4101YFILFT (INTEGRATED DEVICE TECHNOLOGY INC) MICROCONTROLLER, PDSO56 PDF資料下載
參數(shù)資料
| 型號(hào)： | 9E4101YFILFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | MICROCONTROLLER, PDSO56 |
| 封裝： | 0.300 INCH, 0.250 INCH PITCH, ROHS COMPLIANT, MO-118, SSOP-56 |
| 文件頁(yè)數(shù)： | 12/19頁(yè) |
| 文件大小： | 188K |
| 代理商： | 9E4101YFILFT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
IDTTM
Programmable Timing Control HubTM for Intel Systems
1408A—01/25/10
ICS9E4101
Programmable Timing Control HubTM for Intel Systems
2
Pin Description
Pin #
PIN NAME
PIN TYPE
DESCRIPTION
1
VDDPCI
PWR
Power supply for PCI clocks, nominal 3.3V
2
GND
PWR
Ground pin.
3
PCICLK3
OUT
PCI clock output.
4
PCICLK4
OUT
PCI clock output.
5
PCICLK5
OUT
PCI clock output.
6
GND
PWR
Ground pin.
7
VDDPCI
PWR
Power supply for PCI clocks, nominal 3.3V
8
ITP_EN/PCICLK_F0
I/O
Free running PCI clock not affected by PCI_STOP#.
ITP_EN: latched input to select pin functionality
1 = CPU_ITP pair
0 = SRC pair
9
PCICLK_F1
OUT
Free running PCI clock not affected by PCI_STOP# .
10
PCICLK_F2
OUT
Free running PCI clock not affected by PCI_STOP# .
11
VDD48
PWR
Power pin for the 48MHz output.3.3V
12
USB_48MHz
OUT
48.00MHz USB clock
13
GND
PWR
Ground pin.
14
DOTT_96MHz
OUT
True clock of differential pair for 96.00MHz DOT clock.
15
DOTC_96MHz
OUT
Complement clock of differential pair for 96.00MHz DOT clock.
16
FS_B/TEST_MODE
IN
3.3V tolerant input for CPU frequency selection. Refer to input
electrical characteristics for Vil_FS and Vih_FS values. TEST_MODE
is a real time input to select between Hi-Z and REF/N divider mode
while in test mode. Refer to Test Clarification Table.
17
Vtt_PwrGd#/PD
IN
Vtt_PwrGd# is an active low input used to determine when latched
inputs are ready to be sampled. PD is an asynchronous active high
input pin used to put the device into a low power state. The internal
clocks, PLLs and the crystal oscillator are stopped.
18
FS_A_410
IN
3.3V tolerant low threshold input for CPU frequency selection. This
pin requires CK410 FSA. Refer to input electrical characteristics for
Vil_FS and Vih_FS threshold values.
19
SRCCLKT1
OUT
True clock of differential SRC clock pair.
20
SRCCLKC1
OUT
Complement clock of differential SRC clock pair.
21
VDDSRC
PWR
Supply for SRC clocks, 3.3V nominal
22
SRCCLKT2
OUT
True clock of differential SRC clock pair.
23
SRCCLKC2
OUT
Complement clock of differential SRC clock pair.
24
SRCCLKT3
OUT
True clock of differential SRC clock pair.
25
SRCCLKC3
OUT
Complement clock of differential SRC clock pair.
26
SRCCLKT4_SATA
OUT
True clock of differential SRC/SATA pair.
27
SRCCLKC4_SATA
OUT
Complement clock of differential SRC/SATA pair.
28
VDDSRC
PWR
Supply for SRC clocks, 3.3V nominal
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9EPRS475CGLF | PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 9EPRS475CGLFT | PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 9EPRS488CKLF | SPECIALTY MICROPROCESSOR CIRCUIT, PQCC72 |
| 9EPRS488CKLFT | SPECIALTY MICROPROCESSOR CIRCUIT, PQCC72 |
| 9EPRS525AGILF | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9E470G | 制造商:Alpha 3 Manufacturing 功能描述: |
| 9E472G | 制造商:Alpha 3 Manufacturing 功能描述: |
| 9E473G | 制造商:Alpha 3 Manufacturing 功能描述: |
| 9E822G | 制造商:Alpha 3 Manufacturing 功能描述: |
| 9EA02AA60001000 | 制造商:Eaton Corporation 功能描述:9E 20 kVA UPS Single Feed for External Batteries |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。