- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9756 > 78P2352-IGTR/F (Maxim Integrated Products)IC LIU SDH SONET 2CH 128-LQFP PDF資料下載
參數(shù)資料
| 型號： | 78P2352-IGTR/F |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 9/42頁 |
| 文件大小： | 0K |
| 描述： | IC LIU SDH SONET 2CH 128-LQFP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 類型： | 線路接口裝置（LIU） |
| 驅(qū)動器/接收器數(shù)： | 2/2 |
| 規(guī)程： | E4，OC-3，STM1-E |
| 電源電壓： | 3.15 V ~ 3.45 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-LQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 128-LQFP-EP（14x14） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
78P2352
Dual Channel
OC-3/ STM1-E/ E4 LIU
Page: 17 of 42
2006 Teridian Semiconductor Corporation
Rev. 2.4
PIN DESCRIPTION (CONTINUED)
RECEIVER PINS
NAME
PIN
TYPE
DESCRIPTION
POx0D
POx1D
POx2D
POx3D
46, 51
45, 52
42, 55
41, 56
CO
Receive (Parallel Mode) Data Output:
Recovered receive data deserialized into four-bit CMOS parallel (nibble)
outputs. The MSB (POx3D) is received first. Active, but undefined during
reset.
Note: During Loss of Signal conditions, data outputs are held low.
POxCK
38, 59
CO
Receive (Parallel Mode) Clock Output:
A 34.816 MHz (E4) or 38.88 MHz (STM1) CMOS clock output generated by
dividing down the recovered receive clock. By default, receive data is
clocked out on the falling edge. Active during reset.
Note: During Loss of Signal conditions, the clock will remain on the last
divided down phase selection of the Rx DLL and output a steady clock.
SOxDP
SOxDN
28, 69
29, 68
PO
Receive (Serial Mode) Data Output:
Recovered receive serial NRZ data at LVPECL levels. Active, but undefined
during reset.
Note: During Loss of Signal conditions, data outputs are held at logic 0.
SOxCKP
SOxCKN
25, 72
26, 71
PO
Receive (Serial Mode) Clock Output:
Recovered receive serial clock. By default, recovered serial NRZ data is
clocked out the falling edge of SOxCKP. Active during reset.
Note: During Loss of Signal conditions, the clock will remain on the last
phase selection of the Rx DLL and output a steady clock.
RXxP
RXxN
118, 107
119, 106
A/
PI
Receiver CMI or LVPECL Input:
The input is either transformer-coupled to coaxial cable for CMI data or AC-
coupled at LVPECL levels to an optical transceiver module for NRZ data.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-26V-IU-F3 | CONVERTER MOD DC/DC 5.8V 200W |
| MC100EP16FDG | IC RCVR/DRVR ECL DIFF 5V 8SOIC |
| DS26303L-75+A3 | IC LIU E1/T1/J1 3.3V 144-ELQFP |
| MS27474E14B15P | CONN RCPT 15POS JAM NUT W/PINS |
| D38999/26FH55PA | CONN PLUG 55POS STRAIGHT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 78P236-IP | 制造商:SSI 功能描述: |
| 78P47404T15 | 制造商:n/a 功能描述:0.47MFD 400VDC caps |
| 78P7200 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Line Interface Unit |
| 78P7200IH | 制造商:TDK CORPORATION OF AMERICA 功能描述:Line Interface 28-Pin PLCC |
| 78P7200-IH | 制造商:TDK 功能描述:Line Interface 28-Pin PLCC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。